Home
last modified time | relevance | path

Searched +full:- +full:- +full:enable +full:- +full:harden (Results 1 – 25 of 46) sorted by relevance

12

/external/openthread/.github/workflows/
Dtoranj.yml33 branches-ignore:
34 - 'dependabot/**'
37 - 'main'
40 …group: ${{ github.workflow }}-${{ github.event.pull_request.number || (github.repository == 'opent…
41 cancel-in-progress: true
48 toranj-ncp:
49 name: toranj-ncp-${{ matrix.TORANJ_RADIO }}
50 runs-on: ubuntu-22.04
52 fail-fast: false
61 - name: Harden Runner
[all …]
Ddocker.yml33 branches-ignore:
34 - 'dependabot/**'
37 - 'main'
40 …group: ${{ github.workflow }}-${{ github.event.pull_request.number || (github.repository == 'opent…
41 cancel-in-progress: true
43 permissions: # added using https://github.com/step-security/secure-workflows
52 fail-fast: false
55 - platform: linux/amd64
56 runner: ubuntu-24.04
57 - platform: linux/arm64
[all …]
/external/libopus/tests/
Drandom_config.sh5 if [ $? -ne 0 ]
11 if [ $? -ne 0 ]
20 case `seq 3 | shuf -n1` in
22 approx=--enable-float-approx
23 math=-ffast-math
26 approx=--enable-float-approx
34 CFLAGS='-g'
36 opt=`echo -e "-O1\n-O2\n-O3" | shuf -n1`
38 arch=`echo -e "\n-march=core2\n-march=sandybridge\n-march=broadwell\n-march=skylake" | shuf -n1`
40 footprint=`echo -e "\n-DSMALL_FOOTPRINT" | shuf -n1`
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SpeculationHardening.cpp1 //===- AArch64SpeculationHardening.cpp - Harden Against Missspeculation --===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
10 // vulnerabilities that may happen under control flow miss-speculation.
12 // The pass implements tracking of control flow miss-speculation into a "taint"
14 // sensitive data when executing under miss-speculation, a.k.a. "transient
16 // This pass is aimed at mitigating against SpectreV1-style vulnarabilities.
21 // As a possible follow-on improvement, also an intrinsics-based approach as
26 // tracking of control flow miss-speculation into a taint register:
29 // the instruction set characteristics result in different trade-offs.
[all …]
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AArch64/
DAArch64SpeculationHardening.cpp1 //===- AArch64SpeculationHardening.cpp - Harden Against Missspeculation --===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
10 // vulnerabilities that may happen under control flow miss-speculation.
12 // The pass implements tracking of control flow miss-speculation into a "taint"
14 // sensitive data when executing under miss-speculation, a.k.a. "transient
16 // This pass is aimed at mitigating against SpectreV1-style vulnarabilities.
21 // As a possible follow-on improvement, also an intrinsics-based approach as
26 // tracking of control flow miss-speculation into a taint register:
29 // the instruction set characteristics result in different trade-offs.
[all …]
DAArch64.td1 //=- AArch64.td - Describe the AArch64 Target Machine --------*- tablegen -*-=//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
10 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
13 // Target-independent interfaces which we are implementing.
14 //===----------------------------------------------------------------------===//
18 //===----------------------------------------------------------------------===//
28 def FeatureFPARMv8 : SubtargetFeature<"fp-armv8", "HasFPARMv8", "true",
29 "Enable ARMv8 FP (FEAT_FP)">;
[all …]
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/
DARM.td1 //===-- ARM.td - Describe the ARM Target Machine -----------*- tablegen -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
10 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
13 // Target-independent interfaces which we are implementing
14 //===----------------------------------------------------------------------===//
18 //===----------------------------------------------------------------------===//
23 def ModeThumb : SubtargetFeature<"thumb-mode", "IsThumb",
27 def ModeSoftFloat : SubtargetFeature<"soft-float","UseSoftFloat",
[all …]
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/X86/
DX86SpeculativeLoadHardening.cpp1 //====- X86SpeculativeLoadHardening.cpp - A Spectre v1 mitigation ---------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
17 /// https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html
20 //===----------------------------------------------------------------------===//
64 #define PASS_KEY "x86-slh"
72 "Number of post-load register values hardened");
79 "x86-speculative-load-hardening",
80 cl::desc("Force enable speculative load hardening"), cl::init(false),
84 PASS_KEY "-lfence",
[all …]
DX86.td1 //===-- X86.td - Target definition file for the Intel X86 --*- tablegen -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
14 // Get the target-independent interfaces which we are implementing...
18 //===----------------------------------------------------------------------===//
22 def Is64Bit : SubtargetFeature<"64bit-mode", "Is64Bit", "true",
23 "64-bit mode (x86_64)">;
24 def Is32Bit : SubtargetFeature<"32bit-mode", "Is32Bit", "true",
25 "32-bit mode (80386)">;
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86SpeculativeLoadHardening.cpp1 //====- X86SpeculativeLoadHardening.cpp - A Spectre v1 mitigation ---------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
17 /// https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html
20 //===----------------------------------------------------------------------===//
63 #define PASS_KEY "x86-slh"
71 "Number of post-load register values hardened");
78 "x86-speculative-load-hardening",
79 cl::desc("Force enable speculative load hardening"), cl::init(false),
83 PASS_KEY "-lfence",
[all …]
/external/curl/.circleci/
Dconfig.yml21 # SPDX-License-Identifier: curl
27 …ersion of CircleCI pipeline process engine. See: https://circleci.com/docs/configuration-reference/
31 install-cares:
33 - run:
35 sudo apt-get update && sudo apt-get install -y libc-ares-dev
37 install-libssh:
39 - run:
41 sudo apt-get update && sudo apt-get install -y libssh-dev
43 install-deps:
45 - run:
[all …]
/external/libva-utils/
DNEWS1 libva-utils NEWS -- summary of changes. 2024-03-12
2 Copyright (C) 2009-2024 Intel Corporation
4 Version 2.21.0 - 12.Mar.2024
14 * ci: harden permission for freebsd.yml
19 Version 2.20.0 - 14.Sep.2023
20 * test: Enable AV1 encode test
22 Version 2.19.0 - 04.Jul.2023
26 * meson: libva-xyz should be same version as detected libva
27 * configure: libva-xyz should be same version as detected libva
31 Version 2.18.0 - 17.Mar.2023
[all …]
/external/curl/.github/workflows/
Dlinux.yml3 # SPDX-License-Identifier: curl
10 - master
11 - '*/ci'
12 paths-ignore:
13 - '**/*.md'
14 - '.circleci/**'
15 - 'appveyor.*'
16 - 'packages/**'
17 - 'plan9/**'
18 - 'projects/**'
[all …]
/external/curl/docs/
DHTTP3.md1 <!--
4 SPDX-License-Identifier: curl
5 -->
11 [HTTP/3 Explained](https://http3-explained.haxx.se/en/) - the online free
14 [quicwg.org](https://quicwg.org/) - home of the official protocol drafts
22 [quiche](https://github.com/cloudflare/quiche) - **EXPERIMENTAL**
24 [OpenSSL 3.2+ QUIC](https://github.com/openssl/openssl) - **EXPERIMENTAL**
26 [msh3](https://github.com/nibanks/msh3) (with [msquic](https://github.com/microsoft/msquic)) - **EX…
35 master branch using pull-requests, just like ordinary changes.
39 - the used QUIC library needs to consider itself non-beta
[all …]
/external/libva/
DNEWS1 libva NEWS -- summary of user visible changes. 2024-06-20
2 Copyright (C) 2009-2024 Intel Corporation
4 version 2.22.0 - 20.Jun.2024
6 * va: fix --version-script detection for lld >= 17
7 * wayland: add support for linux-dmabuf
11 version 2.21.0 - 12.Mar.2024
14 * va: Re-add drm_state and fd checks to VA_DRM_GetDriverNames
23 * ci: harden permissions for all github workflows
24 * ci: update to vmactions/freebsd-vm from v0 to v1
25 * ci: windows.yml: Add windows-msvc-debug
[all …]
/external/rust/android-crates-io/crates/grpcio-sys/grpc/third_party/abseil-cpp/absl/strings/internal/
Dcord_internal.h7 // https://www.apache.org/licenses/LICENSE-2.0
49 // using only a single byte to differentiate classes from each other - the "tag"
63 // Default feature enable states for cord ring buffers
78 inline void enable_cord_ring_buffer(bool enable) { in enable_cord_ring_buffer() argument
79 cord_ring_buffer_enabled.store(enable, std::memory_order_relaxed); in enable_cord_ring_buffer()
82 inline void enable_shallow_subcords(bool enable) { in enable_shallow_subcords() argument
83 shallow_subcords_enabled.store(enable, std::memory_order_relaxed); in enable_shallow_subcords()
115 memcpy(&buf2, src + n - 8, 8); in SmallMemmove()
120 memcpy(dst + n - 8, &buf2, 8); in SmallMemmove()
125 memcpy(&buf2, src + n - 4, 4); in SmallMemmove()
[all …]
/external/cldr/tools/cldr-code/src/main/java/org/unicode/cldr/tool/
DCLDRModify.java3 * Copyright (C) 2004-2013, International Business Machines Corporation and *
88 * Tool for applying modifications to the CLDR files. Use -h to see the options.
91 * -DSHOW_FILES=<anything> shows all create/open of files.
96 "Tool for applying modifications to the CLDR files. Use -h to see the options.")
102 static final UnicodeSet HEX = new UnicodeSet("[a-fA-F0-9]").freeze();
146 match.substring(1, match.length() - 1) in ConfigMatch()
251 UOption.create("join-args", 'i', UOption.OPTIONAL_ARG),
267 + "-h or -?\t for this message"
269 + "-"
271 + "\t source directory. Default = -s"
[all …]
/external/e2fsprogs/doc/RelNotes/
Dv1.41.txt21 -----------------
23 E2fsprogs 1.41.13 would not compile on big-endian systems. This has
30 Fix some type-punning warnings generated by newer versions of gcc.
36 E2fsck now supports the extended option "-E journal_only", which
41 E2fsck will now support UUID= and LABEL= specifiers for the -j option
53 Mke2fs will now check the file system type (specified with the -t
56 with the -T option) is not defined in mke2fs.conf, mke2fs will print a
59 Clarified error message from resize2fs clarifying that on-line
87 extent-based files.
89 Debugfs has a new option, -D, which will request Direct I/O access of
[all …]
/external/mesa3d/docs/relnotes/
D24.2.0.rst1 Mesa 24.2.0 Release Notes / 2024-08-14
20 ---------------
24 c02bb72cea290f78b11895a0c95c7c92394f180d7ff66d4a762ec6950a58addf mesa-24.2.0.tar.xz
28 ------------
30 - VK_KHR_dynamic_rendering_local_read on RADV
31 - VK_EXT_legacy_vertex_attributes on lavapipe, ANV, Turnip and RADV
32 - VK_MESA_image_alignment_control on RADV
33 - VK_EXT_shader_replicated_composites on ANV, dozen, hasvk, lavapipe, nvk, RADV, and Turnip
34 - VK_KHR_maintenance5 on v3dv
35 - VK_KHR_maintenance7 on RADV
[all …]
/external/sg3_utils/
DChangeLog5 Changelog for pre-release sg3_utils-1.48 [20221112] [svn: r983]
6 - some utilities: add experimental --json[=JO] option
7 - sg_z_act_query: new utility for sending either a
9 - sg_rep_density: new utility for decoding the response of
11 - sg_rem_rest_elem: new utility for removing or restoring
13 - sg_rtpg: https://github.com/hreinecke/sg3_utils/pull/79
15 - rescan-scsi-bus.sh: with '-r' it crashed due to change in
18 - undo regression in rev 815 that added newline after
20 - rev 815 changed the order of listing hosts from
22 - https://github.com/doug-gilbert/sg3_utils/pull/17
[all …]
/external/trusty/arm-trusted-firmware/docs/
Dchange-log.md4 issues in each release of Trusted Firmware-A.
6 …ew.trustedfirmware.org/plugins/gitiles/TF-A/trusted-firmware-a/+/refs/tags/v2.11.0..refs/tags/v2.1…
13 - **Bootloader Images**
15 - remove unused plat_try_next_boot_source
17 …e ([2c303e3](https://review.trustedfirmware.org/plugins/gitiles/TF-A/trusted-firmware-a/+/2c303e39…
21 - **Architecture**
23 - **Branch Record Buffer Extension (FEAT_BRBE)**
25- allow RME builds with BRBE ([9890eab](https://review.trustedfirmware.org/plugins/gitiles/TF-A/tr…
27 - **Memory Tagging Extension2**
29- improve ENABLE_FEAT_MTE deprecation warning ([ba65e2d](https://review.trustedfirmware.org/plugin…
[all …]
/external/cronet/stable/third_party/libxml/src/
DNEWS16 The serialization API will now take a user-provided or default encodings
44 - xmlCtxtSetErrorHandler
45 - xmlXPathSetErrorHandler
46 - xmlXIncludeSetErrorHandler
48 This makes it possible to register per-context error handlers without
61 to be enabled by passing --with-zlib, --with-lzma or --with-http to
62 configure. In legacy mode (--with-legacy) these options are enabled
78 - htmlDefaultSAXHandler
79 - oldXMLWDcompatibility
80 - xmlDefaultSAXHandler
[all …]
/external/libxml2/
DNEWS21 The serialization API will now take user-provided or default encodings
56 - xmlCtxtSetErrorHandler
57 - xmlXPathSetErrorHandler
58 - xmlXIncludeSetErrorHandler
60 This makes it possible to register per-context error handlers without
73 to be enabled by passing --with-zlib, --with-lzma or --with-http to
74 configure. In legacy mode (--with-legacy) these options are enabled
90 - htmlDefaultSAXHandler
91 - oldXMLWDcompatibility
92 - xmlDefaultSAXHandler
[all …]
/external/cronet/tot/third_party/libxml/src/
DNEWS16 The serialization API will now take a user-provided or default encodings
44 - xmlCtxtSetErrorHandler
45 - xmlXPathSetErrorHandler
46 - xmlXIncludeSetErrorHandler
48 This makes it possible to register per-context error handlers without
61 to be enabled by passing --with-zlib, --with-lzma or --with-http to
62 configure. In legacy mode (--with-legacy) these options are enabled
78 - htmlDefaultSAXHandler
79 - oldXMLWDcompatibility
80 - xmlDefaultSAXHandler
[all …]
/external/mbedtls/
DChangeLog3 = Mbed TLS 3.5.2 branch released 2024-01-26
14 could result in an integer overflow, causing a zero-length buffer to be
18 = Mbed TLS 3.5.1 branch released 2023-11-06
21 * Mbed TLS is now released under a dual Apache-2.0 OR GPL-2.0-or-later
28 = Mbed TLS 3.5.0 branch released 2023-10-05
31 * Mbed TLS 3.4 introduced support for omitting the built-in implementation
32 of ECDSA and/or EC J-PAKE when those are provided by a driver. However,
33 there was a flaw in the logic checking if the built-in implementation, in
36 accelerated and still have the built-in implementation compiled out.
39 considered not accelerated, and the built-in implementation of the curves
[all …]

12