Home
last modified time | relevance | path

Searched full:same (Results 1 – 25 of 18676) sorted by relevance

12345678910>>...748

/external/coreboot/src/mainboard/kontron/mal10/carriers/t10-tni/
Dgpio.c6 PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_0, DN_20K, DEEP, IGNORE, SAME),
7 PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_1, DN_20K, DEEP, IGNORE, SAME),
8 PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_2, DN_20K, DEEP, IGNORE, SAME),
9 PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_3, DN_20K, DEEP, IGNORE, SAME),
10 PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_4, DN_20K, DEEP, IGNORE, SAME),
11 PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_5, DN_20K, DEEP, IGNORE, SAME),
12 PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_6, DN_20K, DEEP, IGNORE, SAME),
13 PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_7, DN_20K, DEEP, IGNORE, SAME),
14 PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_8, DN_20K, DEEP, IGNORE, SAME),
15 PAD_CFG_GPIO_DRIVER_HI_Z(GPIO_9, DN_20K, DEEP, IGNORE, SAME),
[all …]
/external/rust/android-crates-io/crates/ciborium/tests/
Dcodec.rs41 case(0u8, val!(0u8), "00", false, same),
42 case(0u16, val!(0u16), "00", false, same),
43 case(0u32, val!(0u32), "00", false, same),
44 case(0u64, val!(0u64), "00", false, same),
45 case(0u128, val!(0u128), "00", false, same),
46 case(0i8, val!(0i8), "00", false, same),
47 case(0i16, val!(0i16), "00", false, same),
48 case(0i32, val!(0i32), "00", false, same),
49 case(0i64, val!(0i64), "00", false, same),
50 case(0i128, val!(0i128), "00", false, same),
[all …]
/external/tensorflow/tensorflow/compiler/mlir/tools/kernel_gen/tests/
Dtf_to_jit_invocations.mlir7 // CHECK-SAME: (%[[ARG:.*]]: tensor<*xf32>)
10 // CHECK-SAME: "
11 // CHECK-SAME: module {
12 // CHECK-SAME: func @main(%arg0: tensor<*xf32>) -> tensor<*xf32>
13 // CHECK-SAME: attributes {tf_entry}
14 // CHECK-SAME: {
15 // CHECK-SAME: %0 = \22tf.Tanh\22(%arg0)
16 // CHECK-SAME: return %0
17 // CHECK-SAME: }
18 // CHECK-SAME: }
[all …]
/external/clang/test/Modules/
DModuleDebugInfo.cpp1 // Test that (the same) debug info is emitted for an Objective-C++
22 // CHECK-SAME: isOptimized: false,
24 // CHECK-SAME: dwoId:
27 // CHECK-SAME: identifier: "_ZTSN8DebugCXX4EnumE")
32 // CHECK-SAME: )
36 // CHECK-SAME: )
40 // CHECK-SAME: identifier: "_ZTS11TypedefEnum")
44 // CHECK-SAME: )
52 // CHECK-SAME: templateParams:
53 // CHECK-SAME: identifier: "_ZTSN8DebugCXX1AIJvEEE")
[all …]
DExtDebugInfo.cpp72 // CHECK-SAME: scope: ![[NS:[0-9]+]],
73 // CHECK-SAME: flags: DIFlagFwdDecl,
74 // CHECK-SAME: identifier: "_ZTSN8DebugCXX6StructE")
80 // CHECK-SAME: scope: ![[NS]],
81 // CHECK-SAME: flags: DIFlagFwdDecl,
82 // CHECK-SAME: identifier: "_ZTSN8DebugCXX4EnumE")
86 // CHECK-SAME: name: "Template<long, DebugCXX::traits<long> >",
87 // CHECK-SAME: scope: ![[NS]],
88 // CHECK-SAME: flags: DIFlagFwdDecl,
89 // CHECK-SAME: identifier: "_ZTSN8DebugCXX8TemplateIlNS_6traitsIlEEEE")
[all …]
/external/tensorflow/tensorflow/compiler/xla/mlir_hlo/tests/Dialect/mhlo/
Dgroup_reduction_dimensions.mlir9 // CHECK-SAME: %[[ARG:.*]]: tensor<10x10x3x3xf32>
13 // CHECK-SAME: {{\[}}[0, 1], [2, 3]{{\]}}
14 // CHECK-SAME: : tensor<10x10x3x3xf32> into tensor<100x9xf32>
16 // CHECK-SAME: applies mhlo.add across dimensions = [1]
17 // CHECK-SAME: : (tensor<100x9xf32>, tensor<f32>) -> tensor<100xf32>
19 // CHECK-SAME: {{\[}}[0, 1]{{\]}} : tensor<100xf32> into tensor<10x10xf32>
30 // CHECK-SAME: %[[ARG:.*]]: tensor<10x20x30x4x5x6xf32>
35 // CHECK-SAME: {{\[}}[0, 1, 2], [3, 4, 5]{{\]}}
36 // CHECK-SAME: : tensor<10x20x30x4x5x6xf32> into tensor<6000x120xf32>
38 // CHECK-SAME: applies mhlo.add across dimensions = [0]
[all …]
Dhlo-legalize-einsum-to-dot-general.mlir12 // CHECK-SAME: %[[ARG0:[a-zA-Z0-9_]+]]
21 // CHECK-SAME: %[[ARG0:[a-zA-Z0-9_]+]]
22 // CHECK-SAME: %[[ARG1:[a-zA-Z0-9_]+]]
24 // CHECK-SAME: dot_dimension_numbers =
25 // CHECK-SAME: lhs_batching_dimensions = [0]
26 // CHECK-SAME: rhs_batching_dimensions = [0]
27 // CHECK-SAME: lhs_contracting_dimensions = [2]
28 // CHECK-SAME: rhs_contracting_dimensions = [3]
29 // CHECK-SAME: : (tensor<8x2x6xf32>, tensor<8x5x3x6xf32>) -> tensor<8x2x5x3xf32>
31 // CHECK-SAME: permutation = dense<[0, 2, 3, 1]
[all …]
/external/llvm/test/CodeGen/X86/
Ddllexport.ll98 ; We use a separate check prefix to avoid confusion between -NOT and -SAME.
105 ; CHECK-CL-SAME: /EXPORT:_f2
106 ; CHECK-CL-SAME: /EXPORT:_stdfun@0
107 ; CHECK-CL-SAME: /EXPORT:@fastfun@0
108 ; CHECK-CL-SAME: /EXPORT:_thisfun
109 ; CHECK-CL-SAME: /EXPORT:_lnk1
110 ; CHECK-CL-SAME: /EXPORT:_lnk2
111 ; CHECK-CL-SAME: /EXPORT:_weak1
112 ; CHECK-CL-SAME: /EXPORT:_Var1,DATA
113 ; CHECK-CL-SAME: /EXPORT:_Var2,DATA
[all …]
Ddllexport-x86_64.ll93 ; We use a separate check prefix to avoid confusion between -NOT and -SAME.
102 ; WIN32-SAME: /EXPORT:f2
103 ; WIN32-SAME: /EXPORT:lnk1
104 ; WIN32-SAME: /EXPORT:lnk2
105 ; WIN32-SAME: /EXPORT:weak1
106 ; WIN32-SAME: /EXPORT:Var1,DATA
107 ; WIN32-SAME: /EXPORT:Var2,DATA
108 ; WIN32-SAME: /EXPORT:Var3,DATA
109 ; WIN32-SAME: /EXPORT:WeakVar1,DATA
110 ; WIN32-SAME: /EXPORT:WeakVar2,DATA
[all …]
/external/flashrom/include/
Dflashchips.h58 #define AMD_AM29F002BB 0x34 /* Same as Am29F002NBB */
59 #define AMD_AM29F002BT 0xB0 /* Same as Am29F002NBT */
63 #define AMD_AM29F010 0x20 /* Same as Am29F010A and Am29F010B */
64 #define AMD_AM29F040 0xA4 /* Same as AM29F040B */
65 #define AMD_AM29F080 0xD5 /* Same as Am29F080B */
82 #define AMD_AM29LV080B 0x38 /* Same as Am29LV081B */
85 #define AMD_AM29LV800BB 0x5B /* Same as Am29LV800DB */
88 #define AMD_AM29LV800BT 0xDA /* Same as Am29LV800DT */
99 same device ID. Confirmed by
113 #define AMIC_A25LQ032 0x4016 /* Same as A25LQ32A, but the latter supports SFDP */
[all …]
/external/ComputeLibrary/arm_compute/runtime/CL/functions/
DCLLSTMLayer.h88 … 2D weights tensor with dimensions [input_size, num_units]. Data type supported: Same as @p input.
89 … 2D weights tensor with dimensions [input_size, num_units]. Data type supported: Same as @p input.
90 … 2D weights tensor with dimensions [input_size, num_units]. Data type supported: Same as @p input.
91 … 2D weights tensor with dimensions [output_size, num_units]. Data type supported: Same as @p input.
92 … 2D weights tensor with dimensions [output_size, num_units]. Data type supported: Same as @p input.
93 … 2D weights tensor with dimensions [output_size, num_units]. Data type supported: Same as @p input.
94 …as 1D weights tensor with dimensions [num_units]. Data type supported: Same as @p input.
95 … 1D weights tensor with dimensions [num_units]. Data type supported: Same as @p input.
96 …as 1D weights tensor with dimensions [num_units]. Data type supported: Same as @p input.
97 …2D weights tensor with dimensions [output_size, batch_size]. Data type supported: Same as @p input.
[all …]
/external/rust/android-crates-io/crates/regex-automata/data/fowler-tests/
Dnullsubexpr.dat4 #E SAME x (0,0)(0,0)
5 E SAME x (0,0)(?,?) RE2/Go
6 E SAME aaaaaa (0,6)(0,6)
7 E SAME aaaaaax (0,6)(0,6)
9 E SAME x (0,0)(0,0)
10 E SAME aaaaaa (0,6)(0,6)
11 E SAME aaaaaax (0,6)(0,6)
13 E SAME x (0,0)
14 E SAME aaaaaa (0,6)(0,6)
15 E SAME aaaaaax (0,6)(0,6)
[all …]
/external/rust/android-crates-io/crates/regex/src/testdata/
Dnullsubexpr.dat4 #E SAME x (0,0)(0,0)
5 E SAME x (0,0)(?,?) RE2/Go
6 E SAME aaaaaa (0,6)(0,6)
7 E SAME aaaaaax (0,6)(0,6)
9 E SAME x (0,0)(0,0)
10 E SAME aaaaaa (0,6)(0,6)
11 E SAME aaaaaax (0,6)(0,6)
13 E SAME x (0,0)
14 E SAME aaaaaa (0,6)(0,6)
15 E SAME aaaaaax (0,6)(0,6)
[all …]
/external/rust/android-crates-io/crates/regex-automata/data/tests/fowler/
Dnullsubexpr.dat4 #E SAME x (0,0)(0,0)
5 E SAME x (0,0)(?,?) RE2/Go
6 E SAME aaaaaa (0,6)(0,6)
7 E SAME aaaaaax (0,6)(0,6)
9 E SAME x (0,0)(0,0)
10 E SAME aaaaaa (0,6)(0,6)
11 E SAME aaaaaax (0,6)(0,6)
13 E SAME x (0,0)
14 E SAME aaaaaa (0,6)(0,6)
15 E SAME aaaaaax (0,6)(0,6)
[all …]
/external/tensorflow/tensorflow/compiler/mlir/hlo/tests/
Dhlo-legalize-einsum-to-dot-general.mlir9 // CHECK-SAME: %[[ARG0:[a-zA-Z0-9_]+]]
12 // CHECK-SAME: dot_dimension_numbers = {
13 // CHECK-SAME: lhs_batching_dimensions = dense<> : tensor<0xi64>,
14 // CHECK-SAME: lhs_contracting_dimensions = dense<> : tensor<0xi64>,
15 // CHECK-SAME: rhs_batching_dimensions = dense<> : tensor<0xi64>,
16 // CHECK-SAME: rhs_contracting_dimensions = dense<> : tensor<0xi64>}
17 // CHECK-SAME: : (tensor<f32>, tensor<6x6xf32>) -> tensor<6xf32>
24 // CHECK-SAME: %[[ARG0:[a-zA-Z0-9_]+]]
25 // CHECK-SAME: %[[ARG1:[a-zA-Z0-9_]+]]
27 // CHECK-SAME: dot_dimension_numbers = {
[all …]
/external/llvm/test/CodeGen/ARM/Windows/
Ddllexport.ll45 ; CHECK-GNU-SAME: -export:h
47 ; CHECK-GNU-SAME: -export:j
48 ; CHECK-GNU-SAME: -export:k
49 ; CHECK-GNU-SAME: -export:l
50 ; CHECK-GNU-SAME: -export:m,data
51 ; CHECK-GNU-SAME: -export:n,data
52 ; CHECK-GNU-SAME: -export:o,data
53 ; CHECK-GNU-SAME: -export:p,data
54 ; CHECK-GNU-SAME: -export:q,data
55 ; CHECK-GNU-SAME: -export:r
[all …]
/external/intel-media-driver/media_common/agnostic/common/codec/shared/
Dcodec_def_decode_hevc.h95 … uint16_t chroma_format_idc : 2; //!< Same as HEVC syntax element
96 … uint16_t separate_colour_plane_flag : 1; //!< Same as HEVC syntax element
97 … uint16_t bit_depth_luma_minus8 : 3; //!< Same as HEVC syntax element
98 … uint16_t bit_depth_chroma_minus8 : 3; //!< Same as HEVC syntax element
99 … uint16_t log2_max_pic_order_cnt_lsb_minus4 : 4; //!< Same as HEVC syntax element
129 …uint8_t log2_min_luma_coding_block_size_minus3; //!< Same as HEVC sy…
130 …uint8_t log2_diff_max_min_luma_coding_block_size; //!< Same as HEVC sy…
131 …uint8_t log2_min_transform_block_size_minus2; //!< Same as HEVC sy…
132 …uint8_t log2_diff_max_min_transform_block_size; //!< Same as HEVC sy…
133 …uint8_t max_transform_hierarchy_depth_inter; //!< Same as HEVC sy…
[all …]
Dcodec_def_decode_avc.h68 …ures, the FrameIdx field of two RefFrameList entries may have same value and point to same referen…
72 uint16_t pic_width_in_mbs_minus1; //!< Same as AVC syntax element.
78 uint8_t bit_depth_luma_minus8; //!< Same as AVC syntax element.
79 uint8_t bit_depth_chroma_minus8; //!< Same as AVC syntax element.
80 uint8_t num_ref_frames; //!< Same as AVC syntax element.
107 … uint32_t chroma_format_idc : 2; //!< Same as AVC syntax element.
108 … uint32_t residual_colour_transform_flag : 1; //!< Same as AVC syntax element.
109 … uint32_t frame_mbs_only_flag : 1; //!< Same as AVC syntax element.
110 … uint32_t mb_adaptive_frame_field_flag : 1; //!< Same as AVC syntax element.
111 … uint32_t direct_8x8_inference_flag : 1; //!< Same as AVC syntax element.
[all …]
/external/ComputeLibrary/arm_compute/runtime/NEON/functions/
DNELSTMLayer.h73 … 2D weights tensor with dimensions [input_size, num_units]. Data type supported: Same as @p input.
74 … 2D weights tensor with dimensions [input_size, num_units]. Data type supported: Same as @p input.
75 … 2D weights tensor with dimensions [input_size, num_units]. Data type supported: Same as @p input.
76 … 2D weights tensor with dimensions [output_size, num_units]. Data type supported: Same as @p input.
77 … 2D weights tensor with dimensions [output_size, num_units]. Data type supported: Same as @p input.
78 … 2D weights tensor with dimensions [output_size, num_units]. Data type supported: Same as @p input.
79 …as 1D weights tensor with dimensions [num_units]. Data type supported: Same as @p input.
80 … 1D weights tensor with dimensions [num_units]. Data type supported: Same as @p input.
81 …as 1D weights tensor with dimensions [num_units]. Data type supported: Same as @p input.
82 …2D weights tensor with dimensions [output_size, batch_size]. Data type supported: Same as @p input.
[all …]
/external/cronet/tot/third_party/rust/chromium_crates_io/vendor/regex-1.11.1/testdata/fowler/dat/
Dnullsubexpr.dat4 E SAME x (0,0)(0,0)
5 E SAME aaaaaa (0,6)(0,6)
6 E SAME aaaaaax (0,6)(0,6)
8 E SAME x (0,0)(0,0)
9 E SAME aaaaaa (0,6)(0,6)
10 E SAME aaaaaax (0,6)(0,6)
12 E SAME x (0,0)
13 E SAME aaaaaa (0,6)(0,6)
14 E SAME aaaaaax (0,6)(0,6)
16 E SAME x NOMATCH
[all …]
/external/cronet/stable/third_party/rust/chromium_crates_io/vendor/regex-1.11.1/testdata/fowler/dat/
Dnullsubexpr.dat4 E SAME x (0,0)(0,0)
5 E SAME aaaaaa (0,6)(0,6)
6 E SAME aaaaaax (0,6)(0,6)
8 E SAME x (0,0)(0,0)
9 E SAME aaaaaa (0,6)(0,6)
10 E SAME aaaaaax (0,6)(0,6)
12 E SAME x (0,0)
13 E SAME aaaaaa (0,6)(0,6)
14 E SAME aaaaaax (0,6)(0,6)
16 E SAME x NOMATCH
[all …]
/external/skia/resources/sksl/runtime_errors/
DOssfuzz66263.rts131 error: 17: field '_' was already defined in the same struct ('S')
132 error: 17: field '_' was already defined in the same struct ('S')
133 error: 17: field '_' was already defined in the same struct ('S')
134 error: 17: field '_' was already defined in the same struct ('S')
135 error: 17: field 't' was already defined in the same struct ('S')
136 error: 17: field '_' was already defined in the same struct ('S')
147 error: 25: field '_' was already defined in the same struct ('S')
148 error: 25: field '_' was already defined in the same struct ('S')
166 error: 31: field '_' was already defined in the same struct ('S')
167 error: 31: field '_' was already defined in the same struct ('S')
[all …]
/external/libva/va/
Dva_enc_hevc.h165 * This may be the same as the maximum size, indicating that only
336 * the same \c vaRenderPicture() as this buffer:
343 * #VAQMatrixBufferHEVC buffer shall also be provided within the same
347 /** \brief Same as the HEVC bitstream syntax element.
351 /** \brief Same as the HEVC bitstream syntax element.
356 /** \brief Same as the HEVC bitstream syntax element.
389 /** \brief Same as the HEVC bitstream syntax element. */
391 /** \brief Same as the HEVC bitstream syntax element. */
393 /** \brief Same as the HEVC bitstream syntax element. */
395 /** \brief Same as the HEVC bitstream syntax element. */
[all …]
/external/clang/test/CodeGenCXX/
Ddebug-info-enum-class.cpp14 // CHECK-SAME: line: 3
15 // CHECK-SAME: baseType: ![[INT:[0-9]+]]
16 // CHECK-SAME: size: 32, align: 32
19 // CHECK-SAME: ){{$}}
22 // CHECK-SAME: line: 4
23 // CHECK-SAME: baseType: ![[ULONG:[0-9]+]]
24 // CHECK-SAME: size: 64, align: 64
27 // CHECK-SAME: ){{$}}
30 // CHECK-SAME: line: 5
32 // CHECK-SAME: size: 32, align: 32
[all …]
/external/tensorflow/tensorflow/compiler/mlir/tfrt/tests/lhlo_to_jitrt/
Dmatmul_to_jitrt.mlir15 // CHECK-SAME: alpha_imag = 0.000000e+00 : f64
16 // CHECK-SAME: alpha_real = 1.000000e+00 : f64
17 // CHECK-SAME: beta = 0.000000e+00 : f64
18 // CHECK-SAME: dot_dims = #mhlo.dot<lhs_batching_dimensions = [0, 1],
19 // CHECK-SAME: rhs_batching_dimensions = [0, 1],
20 // CHECK-SAME: lhs_contracting_dimensions = [3],
21 // CHECK-SAME: rhs_contracting_dimensions = [2]>
22 // CHECK-SAME: epilogue = #lmhlo_gpu<epilogue Default>
23 // CHECK-SAME: precision = dense<0> : tensor<2xi32>
24 // CHECK-SAME: uid = 0 : i64
[all …]

12345678910>>...748