Home
last modified time | relevance | path

Searched refs:ARM_BL_RAM_BASE (Results 1 – 22 of 22) sorted by relevance

/external/arm-trusted-firmware/plat/arm/board/fvp_ve/include/
Dplatform_def.h48 #define ARM_BL_RAM_BASE (FVP_VE_SHARED_RAM_BASE + \ macro
126 #define ARM_MAP_BL_CONFIG_REGION MAP_REGION_FLAT(ARM_BL_RAM_BASE, \
128 - ARM_BL_RAM_BASE), \
184 #define ARM_FW_CONFIG_BASE (ARM_BL_RAM_BASE + sizeof(meminfo_t))
185 #define ARM_FW_CONFIG_LIMIT ((ARM_BL_RAM_BASE + PAGE_SIZE) \
192 #define ARM_FW_CONFIGS_LIMIT (ARM_BL_RAM_BASE + (PAGE_SIZE * 2))
204 #define BL1_RW_BASE (ARM_BL_RAM_BASE + \
207 #define BL1_RW_LIMIT (ARM_BL_RAM_BASE + \
227 #define BL32_BASE ((ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)\
230 #define BL32_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
/external/trusty/arm-trusted-firmware/plat/arm/board/fvp_ve/include/
Dplatform_def.h48 #define ARM_BL_RAM_BASE (FVP_VE_SHARED_RAM_BASE + \ macro
126 #define ARM_MAP_BL_CONFIG_REGION MAP_REGION_FLAT(ARM_BL_RAM_BASE, \
128 - ARM_BL_RAM_BASE), \
187 #define ARM_FW_CONFIG_BASE (ARM_BL_RAM_BASE + sizeof(meminfo_t))
188 #define ARM_FW_CONFIG_LIMIT ((ARM_BL_RAM_BASE + PAGE_SIZE) \
195 #define ARM_FW_CONFIGS_LIMIT (ARM_BL_RAM_BASE + (PAGE_SIZE * 2))
207 #define BL1_RW_BASE (ARM_BL_RAM_BASE + \
210 #define BL1_RW_LIMIT (ARM_BL_RAM_BASE + \
230 #define BL32_BASE ((ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)\
233 #define BL32_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
/external/trusty/arm-trusted-firmware/plat/arm/board/a5ds/include/
Dplatform_def.h33 #define ARM_BL_RAM_BASE (A5DS_SHARED_RAM_BASE + \ macro
157 #define ARM_MAP_BL_CONFIG_REGION MAP_REGION_FLAT(ARM_BL_RAM_BASE, \
159 - ARM_BL_RAM_BASE), \
202 #define ARM_FW_CONFIG_BASE (ARM_BL_RAM_BASE + sizeof(meminfo_t))
203 #define ARM_FW_CONFIG_LIMIT (ARM_BL_RAM_BASE + PAGE_SIZE)
209 #define ARM_FW_CONFIGS_LIMIT (ARM_BL_RAM_BASE + (PAGE_SIZE * 2))
224 #define BL1_RW_BASE (ARM_BL_RAM_BASE + \
227 #define BL1_RW_LIMIT (ARM_BL_RAM_BASE + \
244 #define BL32_BASE ((ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)\
247 #define BL32_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
/external/arm-trusted-firmware/plat/arm/board/a5ds/include/
Dplatform_def.h33 #define ARM_BL_RAM_BASE (A5DS_SHARED_RAM_BASE + \ macro
157 #define ARM_MAP_BL_CONFIG_REGION MAP_REGION_FLAT(ARM_BL_RAM_BASE, \
159 - ARM_BL_RAM_BASE), \
202 #define ARM_FW_CONFIG_BASE (ARM_BL_RAM_BASE + sizeof(meminfo_t))
203 #define ARM_FW_CONFIG_LIMIT (ARM_BL_RAM_BASE + PAGE_SIZE)
209 #define ARM_FW_CONFIGS_LIMIT (ARM_BL_RAM_BASE + (PAGE_SIZE * 2))
221 #define BL1_RW_BASE (ARM_BL_RAM_BASE + \
224 #define BL1_RW_LIMIT (ARM_BL_RAM_BASE + \
241 #define BL32_BASE ((ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)\
244 #define BL32_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
/external/arm-trusted-firmware/plat/arm/board/corstone700/common/include/
Dplatform_def.h65 #define ARM_BL_RAM_BASE (ARM_SHARED_RAM_BASE + \ macro
77 #define BL32_BASE (ARM_BL_RAM_BASE + PAGE_SIZE)
78 #define BL32_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
92 #define ARM_FW_CONFIG_BASE (ARM_BL_RAM_BASE + sizeof(meminfo_t))
93 #define ARM_FW_CONFIG_LIMIT (ARM_BL_RAM_BASE + (PAGE_SIZE / 2U))
106 #define ARM_FW_CONFIGS_LIMIT (ARM_BL_RAM_BASE + (PAGE_SIZE * 2))
220 #define ARM_MAP_BL_CONFIG_REGION MAP_REGION_FLAT(ARM_BL_RAM_BASE, \
222 - ARM_BL_RAM_BASE), \
/external/trusty/arm-trusted-firmware/plat/arm/board/corstone700/common/include/
Dplatform_def.h65 #define ARM_BL_RAM_BASE (ARM_SHARED_RAM_BASE + \ macro
77 #define BL32_BASE (ARM_BL_RAM_BASE + PAGE_SIZE)
78 #define BL32_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
92 #define ARM_FW_CONFIG_BASE (ARM_BL_RAM_BASE + sizeof(meminfo_t))
93 #define ARM_FW_CONFIG_LIMIT (ARM_BL_RAM_BASE + (PAGE_SIZE / 2U))
106 #define ARM_FW_CONFIGS_LIMIT (ARM_BL_RAM_BASE + (PAGE_SIZE * 2))
220 #define ARM_MAP_BL_CONFIG_REGION MAP_REGION_FLAT(ARM_BL_RAM_BASE, \
222 - ARM_BL_RAM_BASE), \
/external/arm-trusted-firmware/include/plat/arm/common/
Darm_def.h71 #define ARM_BL_RAM_BASE (ARM_SHARED_RAM_BASE + \ macro
367 #define ARM_MAP_BL_CONFIG_REGION MAP_REGION_FLAT(ARM_BL_RAM_BASE, \
369 - ARM_BL_RAM_BASE), \
462 #define ARM_FW_CONFIG_BASE (ARM_BL_RAM_BASE + sizeof(meminfo_t))
463 #define ARM_FW_CONFIG_LIMIT ((ARM_BL_RAM_BASE + PAGE_SIZE) \
477 #define ARM_FW_CONFIGS_LIMIT (ARM_BL_RAM_BASE + (PAGE_SIZE * 2))
508 #define BL1_RW_BASE (ARM_BL_RAM_BASE + \
512 #define BL1_RW_LIMIT (ARM_BL_RAM_BASE + \
528 #define BL2_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
569 #define BL31_BASE ((ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)\
[all …]
/external/trusty/arm-trusted-firmware/include/plat/arm/common/
Darm_def.h67 #define ARM_BL_RAM_BASE (ARM_SHARED_RAM_BASE + \ macro
419 #define ARM_MAP_BL_CONFIG_REGION MAP_REGION_FLAT(ARM_BL_RAM_BASE, \
421 - ARM_BL_RAM_BASE), \
524 #define ARM_FW_CONFIG_BASE (ARM_BL_RAM_BASE + sizeof(meminfo_t))
525 #define ARM_FW_CONFIG_LIMIT ((ARM_BL_RAM_BASE + PAGE_SIZE) \
540 #define ARM_FW_CONFIGS_LIMIT (ARM_BL_RAM_BASE + ARM_FW_CONFIGS_SIZE)
572 #define BL1_RW_BASE (ARM_BL_RAM_BASE + \
576 #define BL1_RW_LIMIT (ARM_BL_RAM_BASE + \
603 #define BL2_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
644 #define BL31_BASE ((ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)\
[all …]
/external/trusty/arm-trusted-firmware/plat/arm/board/neoverse_rd/common/include/nrd3/
Dnrd_plat_arm_def3.h525 #define ARM_BL_RAM_BASE (ARM_SHARED_RAM_BASE + \ macro
528 ARM_BL_RAM_BASE)
538 #define ARM_FW_CONFIG_BASE (ARM_BL_RAM_BASE + sizeof(meminfo_t))
539 #define ARM_FW_CONFIG_LIMIT ((ARM_BL_RAM_BASE + PAGE_SIZE) \
555 #define ARM_FW_CONFIGS_LIMIT (ARM_BL_RAM_BASE)
557 #define ARM_FW_CONFIGS_LIMIT (ARM_BL_RAM_BASE + ARM_FW_CONFIGS_SIZE)
564 #define BL1_RW_BASE (ARM_BL_RAM_BASE + \
567 #define BL1_RW_LIMIT (ARM_BL_RAM_BASE + \
586 #define BL31_BASE ((ARM_BL_RAM_BASE + \
591 #define BL31_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
[all …]
/external/trusty/arm-trusted-firmware/include/plat/nuvoton/common/
Dnpcm845x_arm_def.h357 ARM_BL_RAM_BASE, \
358 (ARM_FW_CONFIGS_LIMIT - ARM_BL_RAM_BASE), \
398 #define ARM_FW_CONFIG_BASE (ARM_BL_RAM_BASE + sizeof(meminfo_t))
400 (ARM_BL_RAM_BASE + PAGE_SIZE) + (PAGE_SIZE / 2U))
413 #define ARM_FW_CONFIGS_LIMIT (ARM_BL_RAM_BASE + (PAGE_SIZE * 2))
426 #define BL1_RW_BASE (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE - \
428 #define BL1_RW_LIMIT (ARM_BL_RAM_BASE + \
446 #define BL2_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
494 #define BL31_BASE ((ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE) - \
505 #define BL31_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
/external/arm-trusted-firmware/plat/arm/board/diphda/common/include/
Dplatform_def.h158 #define ARM_BL_RAM_BASE (ARM_SHARED_RAM_BASE + \ macro
169 #define BL2_LIMIT (ARM_BL_RAM_BASE + \
181 #define BL32_BASE ARM_BL_RAM_BASE
234 #define ARM_BL2_MEM_DESC_LIMIT ARM_BL_RAM_BASE
/external/trusty/arm-trusted-firmware/plat/arm/board/corstone1000/common/include/
Dplatform_def.h126 #define ARM_BL_RAM_BASE (ARM_SHARED_RAM_BASE + ARM_SHARED_RAM_SIZE) macro
136 #define BL2_LIMIT (ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
146 #define BL32_BASE ARM_BL_RAM_BASE
197 #define ARM_BL2_MEM_DESC_LIMIT ARM_BL_RAM_BASE
/external/arm-trusted-firmware/plat/arm/common/
Darm_bl2_el3_setup.c39 bl2_el3_tzram_layout.total_base = ARM_BL_RAM_BASE; in arm_bl2_el3_early_platform_setup()
Darm_dyn_cfg.c181 if (image_base < ARM_BL_RAM_BASE) { in arm_bl2_dyn_cfg_init()
Darm_bl1_setup.c83 bl1_tzram_layout.total_base = ARM_BL_RAM_BASE; in arm_bl1_early_platform_setup()
/external/trusty/arm-trusted-firmware/plat/arm/common/
Darm_bl2_el3_setup.c42 bl2_el3_tzram_layout.total_base = ARM_BL_RAM_BASE; in arm_bl2_el3_early_platform_setup()
Darm_dyn_cfg.c193 if (image_base < ARM_BL_RAM_BASE) { in arm_bl2_dyn_cfg_init()
Darm_bl1_setup.c91 bl1_tzram_layout.total_base = ARM_BL_RAM_BASE; in arm_bl1_early_platform_setup()
/external/trusty/arm-trusted-firmware/plat/arm/board/fvp_r/
Dfvp_r_bl1_setup.c71 bl1_tzram_layout.total_base = ARM_BL_RAM_BASE; in arm_bl1_early_platform_setup()
/external/arm-trusted-firmware/plat/arm/board/fvp_r/
Dfvp_r_bl1_setup.c71 bl1_tzram_layout.total_base = ARM_BL_RAM_BASE; in arm_bl1_early_platform_setup()
/external/trusty/arm-trusted-firmware/include/plat/nuvoton/npcm845x/
Dplatform_def.h109 #define ARM_BL_RAM_BASE (ARM_SHARED_RAM_BASE + ARM_SHARED_RAM_SIZE) macro
/external/trusty/arm-trusted-firmware/plat/arm/board/fvp/include/
Dplatform_def.h149 #define PLAT_ARM_EL3_FW_HANDOFF_BASE ARM_BL_RAM_BASE