Home
last modified time | relevance | path

Searched refs:HasMVEIntegerOps (Results 1 – 23 of 23) sorted by relevance

/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMSubtarget.h163 bool HasMVEIntegerOps = false; variable
585 bool hasMVEIntegerOps() const { return HasMVEIntegerOps; } in hasMVEIntegerOps()
DARMPredicates.td33 AssemblerPredicate<"HasMVEIntegerOps",
DARM.td530 def HasMVEIntegerOps : SubtargetFeature<
531 "mve", "HasMVEIntegerOps", "true",
537 [HasMVEIntegerOps, FeatureFPARMv8_D16_SP, FeatureFullFP16]>;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/MCTargetDesc/
DARMTargetStreamer.cpp269 else if (STI.hasFeature(ARM::HasMVEIntegerOps)) in emitTargetAttributes()
DARMMCCodeEmitter.cpp573 if (STI.getFeatureBits()[ARM::HasMVEIntegerOps]) in getMachineOpValue()
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/MCTargetDesc/
DARMTargetStreamer.cpp284 else if (STI.hasFeature(ARM::HasMVEIntegerOps)) in emitTargetAttributes()
DARMMCCodeEmitter.cpp565 if (STI.getFeatureBits()[ARM::HasMVEIntegerOps]) in getMachineOpValue()
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/
DARMPredicates.td33 AssemblerPredicate<(all_of HasMVEIntegerOps),
DARM.td708 def HasMVEIntegerOps : SubtargetFeature<
709 "mve", "HasMVEIntegerOps", "true",
715 [HasMVEIntegerOps, FeatureFPARMv8_D16_SP, FeatureFullFP16]>;
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/
DARMGenAsmWriter.inc12259 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12266 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12273 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12280 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12287 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12294 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12300 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12306 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12312 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12318 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
[all …]
DARMGenSubtargetInfo.inc143 HasMVEIntegerOps = 127,
301 …{ "mve", "Support M-Class Vector Extension with integer ops", ARM::HasMVEIntegerOps, { { { 0x30004…
19494 if (Bits[ARM::HasMVEIntegerOps]) HasMVEIntegerOps = true;
DARMGenDisassemblerTables.inc16642 return (Bits[ARM::HasMVEIntegerOps]);
16644 return (Bits[ARM::HasV8_1MMainlineOps] && Bits[ARM::HasMVEIntegerOps]);
DARMGenMCCodeEmitter.inc16382 if ((FB[ARM::HasMVEIntegerOps]))
DARMGenAsmMatcher.inc9771 if ((FB[ARM::HasMVEIntegerOps]))
/external/swiftshader/third_party/llvm-16.0/configs/common/lib/Target/ARM/
DARMGenAsmWriter.inc12832 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12839 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12846 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12853 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12860 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12867 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12873 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12879 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12885 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
12891 {AliasPatternCond::K_Feature, ARM::HasMVEIntegerOps},
[all …]
DARMGenSubtargetInfo.inc171 HasMVEIntegerOps = 155,
297 GET_SUBTARGETINFO_MACRO(HasMVEIntegerOps, false, hasMVEIntegerOps)
517 …{ "mve", "Support M-Class Vector Extension with integer ops", ARM::HasMVEIntegerOps, { { { 0x0ULL,…
27591 if (Bits[ARM::HasMVEIntegerOps]) HasMVEIntegerOps = true;
DARMGenDisassemblerTables.inc16935 return (Bits[ARM::HasMVEIntegerOps]);
16937 return (Bits[ARM::HasV8_1MMainlineOps] && Bits[ARM::HasMVEIntegerOps]);
17035 return (Bits[ARM::HasCDEOps] && Bits[ARM::HasMVEIntegerOps]);
DARMGenAsmMatcher.inc10236 if (FB[ARM::HasMVEIntegerOps])
DARMGenInstrInfo.inc34826 if (FB[ARM::HasMVEIntegerOps])
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/Disassembler/
DARMDisassembler.cpp6694 if (!featureBits[ARM::HasMVEIntegerOps] && !featureBits[ARM::FeatureVFP2]) in DecodeVSTRVLDR_SYSREG()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/Disassembler/
DARMDisassembler.cpp6315 if (!featureBits[ARM::HasMVEIntegerOps] && !featureBits[ARM::FeatureVFP2]) in DecodeVSTRVLDR_SYSREG()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp499 return getSTI().getFeatureBits()[ARM::HasMVEIntegerOps]; in hasMVE()
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp569 return getSTI().getFeatureBits()[ARM::HasMVEIntegerOps]; in hasMVE()