/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/LoongArch/ |
D | LoongArchExpandPseudoInsts.cpp | 58 unsigned FlagsHi, unsigned SecondOpcode, 135 unsigned SecondOpcode, unsigned FlagsLo) { in expandPcalau12iInstPair() argument 149 BuildMI(MBB, MBBI, DL, TII->get(SecondOpcode), DestReg) in expandPcalau12iInstPair() 168 unsigned SecondOpcode = STI.is64Bit() ? LoongArch::ADDI_D : LoongArch::ADDI_W; in expandLoadAddressPcrel() local 170 SecondOpcode, LoongArchII::MO_PCREL_LO); in expandLoadAddressPcrel() 181 unsigned SecondOpcode = STI.is64Bit() ? LoongArch::LD_D : LoongArch::LD_W; in expandLoadAddressGot() local 183 SecondOpcode, LoongArchII::MO_GOT_PC_LO); in expandLoadAddressGot() 220 unsigned SecondOpcode = STI.is64Bit() ? LoongArch::LD_D : LoongArch::LD_W; in expandLoadAddressTLSIE() local 222 SecondOpcode, LoongArchII::MO_IE_PC_LO); in expandLoadAddressTLSIE() 233 unsigned SecondOpcode = STI.is64Bit() ? LoongArch::ADDI_D : LoongArch::ADDI_W; in expandLoadAddressTLSLD() local [all …]
|
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/RISCV/ |
D | RISCVExpandPseudoInsts.cpp | 261 unsigned FlagsHi, unsigned SecondOpcode); 319 unsigned SecondOpcode) { in expandAuipcInstPair() argument 337 BuildMI(MBB, MBBI, DL, TII->get(SecondOpcode), DestReg) in expandAuipcInstPair() 366 unsigned SecondOpcode = STI.is64Bit() ? RISCV::LD : RISCV::LW; in expandLoadAddress() local 368 SecondOpcode); in expandLoadAddress() 377 unsigned SecondOpcode = STI.is64Bit() ? RISCV::LD : RISCV::LW; in expandLoadTLSIEAddress() local 379 SecondOpcode); in expandLoadTLSIEAddress()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/ |
D | RISCVExpandPseudoInsts.cpp | 60 unsigned FlagsHi, unsigned SecondOpcode); 627 unsigned SecondOpcode) { in expandAuipcInstPair() argument 645 BuildMI(NewMBB, DL, TII->get(SecondOpcode), DestReg) in expandAuipcInstPair() 677 unsigned SecondOpcode; in expandLoadAddress() local 681 SecondOpcode = STI.is64Bit() ? RISCV::LD : RISCV::LW; in expandLoadAddress() 684 SecondOpcode = RISCV::ADDI; in expandLoadAddress() 687 return expandAuipcInstPair(MBB, MBBI, NextMBBI, FlagsHi, SecondOpcode); in expandLoadAddress() 696 unsigned SecondOpcode = STI.is64Bit() ? RISCV::LD : RISCV::LW; in expandLoadTLSIEAddress() local 698 SecondOpcode); in expandLoadTLSIEAddress()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/AsmParser/ |
D | RISCVAsmParser.cpp | 95 unsigned SecondOpcode, SMLoc IDLoc, MCStreamer &Out); 1666 unsigned SecondOpcode, SMLoc IDLoc, in emitAuipcInstPair() argument 1685 emitToStreamer(Out, MCInstBuilder(SecondOpcode) in emitAuipcInstPair() 1718 unsigned SecondOpcode; in emitLoadAddress() local 1722 SecondOpcode = isRV64() ? RISCV::LD : RISCV::LW; in emitLoadAddress() 1725 SecondOpcode = RISCV::ADDI; in emitLoadAddress() 1728 emitAuipcInstPair(DestReg, DestReg, Symbol, VKHi, SecondOpcode, IDLoc, Out); in emitLoadAddress() 1741 unsigned SecondOpcode = isRV64() ? RISCV::LD : RISCV::LW; in emitLoadTLSIEAddress() local 1743 SecondOpcode, IDLoc, Out); in emitLoadTLSIEAddress()
|
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/RISCV/AsmParser/ |
D | RISCVAsmParser.cpp | 112 unsigned SecondOpcode, SMLoc IDLoc, MCStreamer &Out); 2358 unsigned SecondOpcode, SMLoc IDLoc, in emitAuipcInstPair() argument 2376 emitToStreamer(Out, MCInstBuilder(SecondOpcode) in emitAuipcInstPair() 2409 unsigned SecondOpcode; in emitLoadAddress() local 2412 SecondOpcode = isRV64() ? RISCV::LD : RISCV::LW; in emitLoadAddress() 2415 SecondOpcode = RISCV::ADDI; in emitLoadAddress() 2418 emitAuipcInstPair(DestReg, DestReg, Symbol, VKHi, SecondOpcode, IDLoc, Out); in emitLoadAddress() 2431 unsigned SecondOpcode = isRV64() ? RISCV::LD : RISCV::LW; in emitLoadTLSIEAddress() local 2433 SecondOpcode, IDLoc, Out); in emitLoadTLSIEAddress() 2482 unsigned SecondOpcode = SignExtend ? RISCV::SRAI : RISCV::SRLI; in emitPseudoExtend() local [all …]
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.cpp | 1802 unsigned SecondOpcode = Second.getOpcode(); in shouldScheduleAdjacent() local 1803 if (SecondOpcode == AArch64::Bcc) { in shouldScheduleAdjacent() 1817 if (SecondOpcode == AArch64::CBNZW || SecondOpcode == AArch64::CBNZX || in shouldScheduleAdjacent() 1818 SecondOpcode == AArch64::CBZW || SecondOpcode == AArch64::CBZX) { in shouldScheduleAdjacent()
|