Home
last modified time | relevance | path

Searched refs:bus_start (Results 1 – 25 of 29) sorted by relevance

12

/external/coreboot/src/soc/qualcomm/common/
Dspi.c26 .bus_start = CONFIG_BOOT_DEVICE_SPI_FLASH_BUS,
31 .bus_start = 0,
/external/coreboot/src/soc/mediatek/mt8173/
Dspi.c37 .bus_start = 0,
42 .bus_start = CONFIG_BOOT_DEVICE_SPI_FLASH_BUS,
/external/coreboot/src/soc/mediatek/mt8195/
Dspi.c103 .bus_start = 0,
108 .bus_start = CONFIG_BOOT_DEVICE_SPI_FLASH_BUS,
/external/coreboot/src/soc/intel/common/block/spi/
Dspi.c21 { .ctrlr = &fast_spi_flash_ctrlr, .bus_start = 0, .bus_end = 0 },
23 { .ctrlr = &gspi_ctrlr, .bus_start = 1,
/external/coreboot/src/soc/mediatek/mt8192/
Dspi.c123 .bus_start = 0,
128 .bus_start = CONFIG_BOOT_DEVICE_SPI_FLASH_BUS,
/external/coreboot/src/soc/mediatek/mt8188/
Dspi.c139 .bus_start = 0,
144 .bus_start = CONFIG_BOOT_DEVICE_SPI_FLASH_BUS,
/external/coreboot/src/soc/mediatek/mt8186/
Dspi.c186 .bus_start = 0,
191 .bus_start = CONFIG_BOOT_DEVICE_SPI_FLASH_BUS,
/external/coreboot/src/include/
Dspi-generic.h177 unsigned int bus_start; member
/external/coreboot/src/soc/mediatek/mt8183/
Dspi.c109 .bus_start = 0,
/external/coreboot/src/drivers/spi/
Dspi-generic.c129 if ((spi_ctrlr_bus_map[i].bus_start <= bus) && in spi_setup_slave()
/external/coreboot/src/soc/qualcomm/common/include/soc/
Dpcie.h143 pci_addr_t bus_start; /* BDF */ member
/external/coreboot/src/soc/sifive/fu740/
Dspi.c202 .bus_start = 0,
/external/coreboot/src/soc/rockchip/rk3399/
Dspi_bitbang.c140 .bus_start = 0,
/external/coreboot/src/soc/qualcomm/qcs405/
Dspi.c744 .bus_start = BLSP5_SPI,
749 .bus_start = BLSP4_SPI,
/external/coreboot/src/soc/amd/common/block/spi/
Dfch_spi_ctrl.c303 .bus_start = 0,
/external/coreboot/src/soc/samsung/exynos5420/
Dspi.c219 .bus_start = 0,
/external/coreboot/src/soc/rockchip/common/
Dspi.c311 .bus_start = 0,
/external/coreboot/src/soc/sifive/fu540/
Dspi.c157 .bus_start = 0,
/external/coreboot/src/soc/cavium/cn81xx/
Dspi.c403 .bus_start = 0,
/external/coreboot/src/soc/qualcomm/ipq40xx/
Dspi.c663 .bus_start = BLSP0_SPI,
/external/coreboot/src/soc/intel/common/block/gspi/
Dgspi.c193 *start = desc->bus_start; in gspi_read_bus_range()
/external/coreboot/src/soc/qualcomm/ipq806x/
Dspi.c798 .bus_start = GSBI5_SPI,
/external/coreboot/src/soc/nvidia/tegra124/
Dspi.c789 .bus_start = 1,
/external/coreboot/src/soc/nvidia/tegra210/
Dspi.c823 .bus_start = 1,
/external/coreboot/src/southbridge/intel/common/
Dspi.c1147 .bus_start = 0,

12