Home
last modified time | relevance | path

Searched refs:clk_ctrl (Results 1 – 7 of 7) sorted by relevance

/external/coreboot/src/commonlib/storage/
Dsdhci_display.c43 uint16_t clk_ctrl; in sdhci_display_clock() local
48 clk_ctrl = sdhci_readw(sdhci_ctrlr, SDHCI_CLOCK_CONTROL); in sdhci_display_clock()
50 if (clk_ctrl & SDHCI_CLOCK_CARD_EN) { in sdhci_display_clock()
51 divisor = (clk_ctrl >> SDHCI_DIVIDER_SHIFT) in sdhci_display_clock()
53 divisor |= ((clk_ctrl >> SDHCI_DIVIDER_SHIFT) in sdhci_display_clock()
/external/coreboot/src/soc/qualcomm/sc7180/display/
Ddsi.c157 write32(&dsi0->clk_ctrl, 0); in mdss_dsi_clock_config()
158 setbits32(&dsi0->clk_ctrl, DSI_AHBM_SCLK_ON | DSI_FORCE_ON_DYN_AHBM_HCLK); in mdss_dsi_clock_config()
161 setbits32(&dsi0->clk_ctrl, DSI_PCLK_ON); in mdss_dsi_clock_config()
164 setbits32(&dsi0->clk_ctrl, DSI_AHBS_HCLK_ON | DSI_DSICLK_ON | in mdss_dsi_clock_config()
/external/arm-trusted-firmware/plat/brcm/board/stingray/src/
Dpaxb.c334 uint32_t clk_ctrl = PAXB_OFFSET(core_idx) + PAXB_CLK_CTRL_OFFSET; in paxb_perst_ctrl() local
337 mmio_clrbits_32(clk_ctrl, PAXB_EP_PERST_SRC_SEL_MASK | in paxb_perst_ctrl()
342 mmio_setbits_32(clk_ctrl, PAXB_RC_PCIE_RST_OUT_MASK); in paxb_perst_ctrl()
/external/trusty/arm-trusted-firmware/plat/brcm/board/stingray/src/
Dpaxb.c334 uint32_t clk_ctrl = PAXB_OFFSET(core_idx) + PAXB_CLK_CTRL_OFFSET; in paxb_perst_ctrl() local
337 mmio_clrbits_32(clk_ctrl, PAXB_EP_PERST_SRC_SEL_MASK | in paxb_perst_ctrl()
342 mmio_setbits_32(clk_ctrl, PAXB_RC_PCIE_RST_OUT_MASK); in paxb_perst_ctrl()
/external/coreboot/src/soc/qualcomm/sc7280/include/soc/display/
Dedp_reg.h13 uint32_t clk_ctrl; member
Dmdssreg.h53 uint32_t clk_ctrl; member
/external/coreboot/src/soc/qualcomm/sc7180/include/soc/display/
Dmdssreg.h53 uint32_t clk_ctrl; member