Home
last modified time | relevance | path

Searched refs:raw_spd (Results 1 – 4 of 4) sorted by relevance

/external/coreboot/src/northbridge/intel/x4x/
Draminit.c24 u8 raw_spd[128] = {}; in ddr2_get_crc() local
25 i2c_eeprom_read(device, 64, 9, &raw_spd[64]); in ddr2_get_crc()
26 i2c_eeprom_read(device, 93, 6, &raw_spd[93]); in ddr2_get_crc()
27 return spd_ddr2_calc_unique_crc(raw_spd, len); in ddr2_get_crc()
32 u8 raw_spd[256] = {}; in ddr3_get_crc() local
33 i2c_eeprom_read(device, 117, 11, &raw_spd[117]); in ddr3_get_crc()
34 return spd_ddr3_calc_unique_crc(raw_spd, len); in ddr3_get_crc()
135 static enum cb_err ddr2_save_dimminfo(u8 dimm_idx, u8 *raw_spd, in ddr2_save_dimminfo() argument
141 if (spd_decode_ddr2(&decoded_dimm, raw_spd) != SPD_STATUS_OK) { in ddr2_save_dimminfo()
201 s->dimms[dimm_idx].spd_crc = spd_ddr2_calc_unique_crc(raw_spd, in ddr2_save_dimminfo()
[all …]
/external/coreboot/src/northbridge/intel/haswell/native_raminit/
Dspd_bitmunching.c47 memcpy(dimm->raw_spd, cbfs_spd, SPD_SIZE_MAX_DDR3); in get_spd_for_dimm()
63 if (i2c_eeprom_read(dimm->spd_addr, 0, SPD_SIZE_MAX_DDR3, dimm->raw_spd) != SPD_SIZE_MAX_DDR3) { in get_spd_for_dimm()
66 dimm->raw_spd[i] = smbus_read_byte(dimm->spd_addr, i); in get_spd_for_dimm()
95 spd_xmp_decode_ddr3(&dimm->data, dimm->raw_spd, DDR3_XMP_PROFILE_1); in decode_spd()
97 spd_decode_ddr3(&dimm->data, dimm->raw_spd); in decode_spd()
Draminit_native.h37 spd_ddr3_raw_data raw_spd; member
/external/coreboot/src/northbridge/intel/i945/
Draminit.c291 u8 raw_spd[SPD_SIZE_MAX_DDR2]; in gather_common_timing() local
344 bytes_read = i2c_eeprom_read(device, 0, 64, raw_spd); in gather_common_timing()
347 hexdump(raw_spd, bytes_read); in gather_common_timing()
353 raw_spd[j] = smbus_read_byte(device, j); in gather_common_timing()
355 hexdump(raw_spd, 64); in gather_common_timing()
358 if (spd_decode_ddr2(&dimm_info, raw_spd) != SPD_STATUS_OK) { in gather_common_timing()