Home
last modified time | relevance | path

Searched defs:vs1 (Results 1 – 3 of 3) sorted by relevance

/art/test/123-compiler-regressions-mt/src/
DMain.java69 int[] vs1 = values; in thread2() local
99 int[] vs1; in thread2() local
/art/compiler/utils/riscv64/
Dassembler_riscv64.cc3839 void Riscv64Assembler::VAdd_vv(VRegister vd, VRegister vs2, VRegister vs1, VM vm) { in VAdd_vv()
3860 void Riscv64Assembler::VSub_vv(VRegister vd, VRegister vs2, VRegister vs1, VM vm) { in VSub_vv()
3890 void Riscv64Assembler::VMinu_vv(VRegister vd, VRegister vs2, VRegister vs1, VM vm) { in VMinu_vv()
3904 void Riscv64Assembler::VMin_vv(VRegister vd, VRegister vs2, VRegister vs1, VM vm) { in VMin_vv()
3918 void Riscv64Assembler::VMaxu_vv(VRegister vd, VRegister vs2, VRegister vs1, VM vm) { in VMaxu_vv()
3932 void Riscv64Assembler::VMax_vv(VRegister vd, VRegister vs2, VRegister vs1, VM vm) { in VMax_vv()
3946 void Riscv64Assembler::VAnd_vv(VRegister vd, VRegister vs2, VRegister vs1, VM vm) { in VAnd_vv()
3967 void Riscv64Assembler::VOr_vv(VRegister vd, VRegister vs2, VRegister vs1, VM vm) { in VOr_vv()
3987 void Riscv64Assembler::VXor_vv(VRegister vd, VRegister vs2, VRegister vs1, VM vm) { in VXor_vv()
4010 void Riscv64Assembler::VRgather_vv(VRegister vd, VRegister vs2, VRegister vs1, VM vm) { in VRgather_vv()
[all …]
Dassembler_riscv64_test.cc2095 return [](VRegister vd, Reg2, VRegister vs1, Riscv64Assembler::VM vm) { in VXVVmSkipV0VmAndNoR1R3Overlap()
2108 return [](VRegister vd, VRegister vs2, VRegister vs1, Riscv64Assembler::VM vm) { in VXVVmSkipV0VmAndNoR1R2R3Overlap()
2139 return [](VRegister vd, VRegister vs2, VRegister vs1) { return vd != vs1 && vd != vs2; }; in VVVNoR1R2R3Overlap()