• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /*
2  * Broadcom device-specific manifest constants.
3  *
4  * Copyright (C) 1999-2009, Broadcom Corporation
5  *
6  *      Unless you and Broadcom execute a separate written software license
7  * agreement governing use of this software, this software is licensed to you
8  * under the terms of the GNU General Public License version 2 (the "GPL"),
9  * available at http://www.broadcom.com/licenses/GPLv2.php, with the
10  * following added to such license:
11  *
12  *      As a special exception, the copyright holders of this software give you
13  * permission to link this software with independent modules, and to copy and
14  * distribute the resulting executable under terms of your choice, provided that
15  * you also meet, for each linked independent module, the terms and conditions of
16  * the license of that module.  An independent module is a module which is not
17  * derived from this software.  The special exception does not apply to any
18  * modifications of the software.
19  *
20  *      Notwithstanding the above, under no circumstances may you combine this
21  * software in any way with any other Broadcom software provided under a license
22  * other than the GPL, without Broadcom's express prior written consent.
23  *
24  * $Id: bcmdevs.h,v 13.172.4.5.4.10.2.19 2009/09/18 23:51:17 Exp $
25  */
26 
27 
28 #ifndef	_BCMDEVS_H
29 #define	_BCMDEVS_H
30 
31 
32 #define	VENDOR_EPIGRAM		0xfeda
33 #define	VENDOR_BROADCOM		0x14e4
34 #define VENDOR_SI_IMAGE		0x1095
35 #define VENDOR_TI		0x104c
36 #define VENDOR_RICOH		0x1180
37 #define VENDOR_JMICRON		0x197b
38 
39 
40 #define	VENDOR_BROADCOM_PCMCIA	0x02d0
41 
42 
43 #define	VENDOR_BROADCOM_SDIO	0x00BF
44 
45 
46 #define BCM_DNGL_VID            0xa5c
47 #define BCM_DNGL_BL_PID_4320    0xbd11
48 #define BCM_DNGL_BL_PID_4328    0xbd12
49 #define BCM_DNGL_BL_PID_4322    0xbd13
50 #define BCM_DNGL_BL_PID_4325    0xbd14
51 #define BCM_DNGL_BL_PID_4315    0xbd15
52 #define BCM_DNGL_BL_PID_4319    0xbd16
53 #define BCM_DNGL_BDC_PID        0xbdc
54 
55 #define	BCM4325_D11DUAL_ID	0x431b
56 #define	BCM4325_D11G_ID		0x431c
57 #define	BCM4325_D11A_ID		0x431d
58 #define BCM4329_D11NDUAL_ID	0x432e
59 #define BCM4329_D11N2G_ID	0x432f
60 #define BCM4329_D11N5G_ID	0x4330
61 #define	BCM4315_D11DUAL_ID	0x4334
62 #define	BCM4315_D11G_ID		0x4335
63 #define	BCM4315_D11A_ID		0x4336
64 #define BCM4319_D11N_ID		0x4337
65 #define BCM4319_D11N2G_ID	0x4338
66 #define BCM4319_D11N5G_ID	0x4339
67 
68 
69 #define SDIOH_FPGA_ID		0x43f2
70 #define SPIH_FPGA_ID		0x43f5
71 #define	BCM4710_DEVICE_ID	0x4710
72 #define BCM27XX_SDIOH_ID	0x2702
73 #define PCIXX21_FLASHMEDIA0_ID	0x8033
74 #define PCIXX21_SDIOH0_ID	0x8034
75 #define PCIXX21_FLASHMEDIA_ID	0x803b
76 #define PCIXX21_SDIOH_ID	0x803c
77 #define R5C822_SDIOH_ID		0x0822
78 #define JMICRON_SDIOH_ID	0x2381
79 
80 
81 #define	BCM4306_CHIP_ID		0x4306
82 #define	BCM4311_CHIP_ID		0x4311
83 #define	BCM4312_CHIP_ID		0x4312
84 #define	BCM4315_CHIP_ID		0x4315
85 #define	BCM4318_CHIP_ID		0x4318
86 #define	BCM4319_CHIP_ID		0x4319
87 #define	BCM4320_CHIP_ID		0x4320
88 #define	BCM4321_CHIP_ID		0x4321
89 #define	BCM4322_CHIP_ID		0x4322
90 #define	BCM4325_CHIP_ID		0x4325
91 #define	BCM4328_CHIP_ID		0x4328
92 #define	BCM4329_CHIP_ID		0x4329
93 #define	BCM4402_CHIP_ID		0x4402
94 #define	BCM4704_CHIP_ID		0x4704
95 #define	BCM4710_CHIP_ID		0x4710
96 #define	BCM4712_CHIP_ID		0x4712
97 #define BCM4785_CHIP_ID		0x4785
98 #define	BCM5350_CHIP_ID		0x5350
99 #define	BCM5352_CHIP_ID		0x5352
100 #define	BCM5354_CHIP_ID		0x5354
101 #define BCM5365_CHIP_ID		0x5365
102 
103 
104 
105 #define	BCM4303_PKG_ID		2
106 #define	BCM4309_PKG_ID		1
107 #define	BCM4712LARGE_PKG_ID	0
108 #define	BCM4712SMALL_PKG_ID	1
109 #define	BCM4712MID_PKG_ID	2
110 #define BCM4328USBD11G_PKG_ID	2
111 #define BCM4328USBDUAL_PKG_ID	3
112 #define BCM4328SDIOD11G_PKG_ID	4
113 #define BCM4328SDIODUAL_PKG_ID	5
114 #define BCM4329_289PIN_PKG_ID	0
115 #define BCM4329_182PIN_PKG_ID	1
116 #define BCM5354E_PKG_ID		1
117 #define HDLSIM5350_PKG_ID	1
118 #define HDLSIM_PKG_ID		14
119 #define HWSIM_PKG_ID		15
120 
121 
122 #endif
123