/external/tremolo/Tremolo/ |
D | dpen.s | 98 MOVS r0, r0, LSR #1 @ r0 = lok>>1 C = bottom bit 123 MOVS r0, r0, LSR #1 @ r0 = lok>>1 C = bottom bit 142 LDRB r14,[r12,r14,LSR #7] @ r14= t[chase+bit+1+(!bit || t[chase]0x0x80)] 153 MOV r6, r6, LSR #1 155 MOVS r0, r0, LSR #1 @ r0 = lok>>1 C = bottom bit 180 MOVS r0, r0, LSR #1 @ r0 = lok>>1 C = bottom bit 200 ADC r12,r8, r14,LSR #15 @ r12= 1+((chase+bit)<<1)+(!bit || t[chase]0x0x8000) 201 ADC r12,r12,r14,LSR #15 @ r12= t + (1+chase+bit+(!bit || t[chase]0x0x8000))<<1 213 MOVS r0, r0, LSR #1 @ r0 = lok>>1 C = bottom bit 298 MOV r8, r8, LSR r2 @ r8 = entry>>s->q_bits [all …]
|
D | bitwiseARM.s | 57 MOV r10,r10,LSR r14 @ r10= ptr[0]>>(32-bitsLeftInWord) 81 MOV r10,r10,LSR r14 @ r10= first bitsLeftInWord bits 155 ADD r6,r10,r10,LSR #3 @ r6 = pointer to data 248 MOV r10,r10,LSR r14 @ r10= ptr[0]>>(32-bitsLeftInWord) 273 MOV r10,r10,LSR r14 @ r10= first bitsLeftInWord bits 395 ADD r6,r10,r10,LSR #3 @ r6 = pointer to data
|
D | floor1ARM.s | 59 MOVS r6, r6, LSR #15
|
D | mdctLARM.s | 264 MOV r0, r0, LSR #2 @ n >>= 2 420 MOV r0, r0, LSR #1 @ r0 = points>>i = POINTS 421 MOV r2, r14,LSR #2 @ r2 = (1<<i)-j (j=0) 993 LDRB r7, [r6, r4, LSR #6] 999 ADD r9, r1, r7, LSR r3 @ r9 = xx = x + (b>>shift) 1022 ADDGE r5, r5, r2, LSR #1 @ (step>>1) 1114 ADDGE r5, r5, r2, LSR #1 @ (step>>1)
|
D | mdctARM.s | 261 MOV r0, r0, LSR #2 @ n >>= 2 431 MOV r0, r0, LSR #1 @ r0 = points>>i = POINTS 432 MOV r2, r14,LSR #2 @ r2 = (1<<i)-j (j=0) 998 LDRB r7, [r6, r4, LSR #6] 1004 MOV r7, r7, LSR r3
|
/external/v8/test/cctest/ |
D | test-disasm-arm.cc | 136 COMPARE(rsb(r6, r7, Operand(fp, LSR, 1)), in TEST() 138 COMPARE(rsb(r6, r7, Operand(fp, LSR, 0), SetCC), in TEST() 140 COMPARE(rsb(r6, r7, Operand(fp, LSR, 31), LeaveCC, pl), in TEST() 201 COMPARE(cmp(r7, Operand(r8, LSR, 3), gt), in TEST()
|
/external/ppp/pppd/ |
D | NOTICE | 202 Jean-Luc.Richier@imag.fr, IMAG-LSR. 206 Jean-Luc.Richier@imag.fr, IMAG-LSR. 231 sept laboratoires dont le laboratoire Logiciels, Syst�mes, R�seaux (LSR). 252 The research unit in Software, Systems, Networks (LSR) is member of IMAG.
|
/external/v8/src/arm/ |
D | constants-arm.h | 168 LSR = 1, // Logical shift right enumerator
|
D | codegen-arm.cc | 974 __ mov(r2, Operand(r2, LSR, shift_value)); in SmiOperation() 3356 __ cmp(r3, Operand(r0, LSR, kSmiTagSize)); in GenerateFastCharCodeAt() 3379 __ add(r1, r1, Operand(r0, LSR, kSmiTagSize)); in GenerateFastCharCodeAt() 4761 Operand(source_, LSR, 32 - HeapNumber::kMantissaBitsInTopWord)); in Generate() 4829 __ orr(scratch_, scratch_, Operand(the_int_, LSR, shift_distance)); in Generate() 5679 __ mov(dest, Operand(scratch2, LSR, HeapNumber::kExponentShift)); in GetInt32() 5711 __ orr(scratch, scratch2, Operand(scratch, LSR, 32 - shift_distance)); in GetInt32() 5713 __ mov(dest, Operand(scratch, LSR, dest)); in GetInt32() 5766 __ mov(r2, Operand(r3, LSR, r2), SetCC); in HandleNonSmiBitwiseOp() 6077 __ mov(r0, Operand(r1, LSR, shift)); in Generate() [all …]
|
D | builtins-arm.cc | 619 __ add(r3, r3, Operand(r6, LSR, Map::kPreAllocatedPropertyFieldsByte * 8)); in Generate_JSConstructStubHelper() 621 __ sub(r3, r3, Operand(r6, LSR, Map::kInObjectPropertiesByte * 8), SetCC); in Generate_JSConstructStubHelper() 727 __ mov(r0, Operand(r3, LSR, kSmiTagSize)); in Generate_JSConstructStubHelper()
|
D | simulator-arm.cc | 944 } else if (((shift == LSR) || (shift == ASR)) && (shift_amount == 0)) { in GetShiftRm() 976 case LSR: { in GetShiftRm() 1043 case LSR: { in GetShiftRm()
|
D | macro-assembler-arm.cc | 233 mov(offset, Operand(offset, LSR, kObjectAlignmentBits)); in RecordWrite() 267 add(object, object, Operand(scratch, LSR, kRSetWordShift)); in RecordWrite()
|
D | disasm-arm.cc | 218 } else if (((shift == LSR) || (shift == ASR)) && (shift_amount == 0)) { in PrintShiftRm()
|
D | assembler-arm.h | 320 LSR = 1 << 5, enumerator
|
D | ic-arm.cc | 120 __ and_(t1, r3, Operand(t1, LSR, String::kHashShift)); in GenerateDictionaryLoad()
|
D | assembler-thumb2.h | 320 LSR = 1 << 5, enumerator
|
D | regexp-macro-assembler-arm.cc | 706 __ mov(r1, Operand(r1, LSR, 1)); in GetCode()
|
/external/sonivox/arm-hybrid-22k/lib_src/ |
D | ARM-E_interpolate_loop_gnu.s | 116 ADD pPhaseAccum, pPhaseAccum, tmp2, LSR #(NUM_PHASE_FRAC_BITS - NEXT_INPUT_PCM_SHIFT)
|
D | ARM-E_interpolate_noloop_gnu.s | 108 ADD pPhaseAccum, pPhaseAccum, tmp2, LSR #(NUM_PHASE_FRAC_BITS - NEXT_INPUT_PCM_SHIFT)
|
/external/sonivox/arm-wt-22k/lib_src/ |
D | ARM-E_interpolate_noloop_gnu.s | 108 ADD pPhaseAccum, pPhaseAccum, tmp2, LSR #(NUM_PHASE_FRAC_BITS - NEXT_INPUT_PCM_SHIFT)
|
D | ARM-E_interpolate_loop_gnu.s | 116 ADD pPhaseAccum, pPhaseAccum, tmp2, LSR #(NUM_PHASE_FRAC_BITS - NEXT_INPUT_PCM_SHIFT)
|