Home
last modified time | relevance | path

Searched refs:IntVT (Results 1 – 6 of 6) sorted by relevance

/external/llvm/lib/CodeGen/SelectionDAG/
DFunctionLoweringInfo.cpp271 EVT IntVT = ValueVTs[0]; in ComputePHILiveOutRegInfo() local
273 if (TLI.getNumRegisters(PN->getContext(), IntVT) != 1) in ComputePHILiveOutRegInfo()
275 IntVT = TLI.getTypeToTransformTo(PN->getContext(), IntVT); in ComputePHILiveOutRegInfo()
276 unsigned BitWidth = IntVT.getSizeInBits(); in ComputePHILiveOutRegInfo()
DFastISel.cpp178 EVT IntVT = TLI.getPointerTy(); in materializeRegForValue() local
181 uint32_t IntBitWidth = IntVT.getSizeInBits(); in materializeRegForValue()
191 Reg = FastEmit_r(IntVT.getSimpleVT(), VT, ISD::SINT_TO_FP, in materializeRegForValue()
801 EVT IntVT = EVT::getIntegerVT(I->getContext(), VT.getSizeInBits()); in SelectFNeg() local
802 if (!TLI.isTypeLegal(IntVT)) in SelectFNeg()
805 unsigned IntReg = FastEmit_r(VT.getSimpleVT(), IntVT.getSimpleVT(), in SelectFNeg()
810 unsigned IntResultReg = FastEmit_ri_(IntVT.getSimpleVT(), ISD::XOR, in SelectFNeg()
813 IntVT.getSimpleVT()); in SelectFNeg()
817 ResultReg = FastEmit_r(IntVT.getSimpleVT(), VT.getSimpleVT(), in SelectFNeg()
DDAGCombiner.cpp5147 EVT IntVT = EVT::getIntegerVT(*DAG.getContext(), SrcEltVT.getSizeInBits()); in ConstantFoldBITCASTofBUILD_VECTOR() local
5148 BV = ConstantFoldBITCASTofBUILD_VECTOR(BV, IntVT).getNode(); in ConstantFoldBITCASTofBUILD_VECTOR()
5149 SrcEltVT = IntVT; in ConstantFoldBITCASTofBUILD_VECTOR()
5647 EVT IntVT = Int.getValueType(); in visitFNEG() local
5648 if (IntVT.isInteger() && !IntVT.isVector()) { in visitFNEG()
5649 Int = DAG.getNode(ISD::XOR, N0.getDebugLoc(), IntVT, Int, in visitFNEG()
5650 DAG.getConstant(APInt::getSignBit(IntVT.getSizeInBits()), IntVT)); in visitFNEG()
5682 EVT IntVT = Int.getValueType(); in visitFABS() local
5683 if (IntVT.isInteger() && !IntVT.isVector()) { in visitFABS()
5684 Int = DAG.getNode(ISD::AND, N0.getDebugLoc(), IntVT, Int, in visitFABS()
[all …]
DSelectionDAGBuilder.cpp172 EVT IntVT = EVT::getIntegerVT(*DAG.getContext(), ValueVT.getSizeInBits()); in getCopyFromParts() local
173 Val = getCopyFromParts(DAG, DL, Parts, NumParts, PartVT, IntVT); in getCopyFromParts()
/external/llvm/include/llvm/CodeGen/
DValueTypes.h613 for (unsigned IntVT = MVT::FIRST_INTEGER_VALUETYPE; in getHalfSizedIntegerVT() local
614 IntVT <= MVT::LAST_INTEGER_VALUETYPE; ++IntVT) { in getHalfSizedIntegerVT()
615 EVT HalfVT = EVT((MVT::SimpleValueType)IntVT); in getHalfSizedIntegerVT()
/external/llvm/lib/Target/CellSPU/
DSPUISelLowering.cpp2519 EVT IntVT(MVT::i64); in LowerSETCC() local
2523 SDValue i64lhs = DAG.getNode(ISD::BITCAST, dl, IntVT, lhs); in LowerSETCC()
2526 DAG.getNode(ISD::SRL, dl, IntVT, in LowerSETCC()
2557 SDValue i64rhs = DAG.getNode(ISD::BITCAST, dl, IntVT, rhs); in LowerSETCC()
2560 DAG.getNode(ISD::SRL, dl, IntVT, in LowerSETCC()
2564 SDValue signMag2TC = DAG.getConstant(0x8000000000000000ULL, IntVT); in LowerSETCC()
2569 SDValue lhsSignMag2TC = DAG.getNode(ISD::SUB, dl, IntVT, signMag2TC, i64lhs); in LowerSETCC()
2571 DAG.getNode(ISD::SELECT, dl, IntVT, in LowerSETCC()
2576 SDValue rhsSignMag2TC = DAG.getNode(ISD::SUB, dl, IntVT, signMag2TC, i64rhs); in LowerSETCC()
2578 DAG.getNode(ISD::SELECT, dl, IntVT, in LowerSETCC()