/external/llvm/lib/Target/X86/ |
D | X86InstrArithmetic.td | 65 let Defs = [RAX,RDX,EFLAGS], Uses = [RAX], neverHasSideEffects = 1 in 67 "mul{q}\t$src", // RAX,RDX = RAX*GR64 68 [/*(set RAX, RDX, EFLAGS, (X86umul_flag RAX, GR64:$src))*/]>; 89 let Defs = [RAX,RDX,EFLAGS], Uses = [RAX], neverHasSideEffects = 1 in 91 "mul{q}\t$src", []>; // RAX,RDX = RAX*[mem64] 104 let Defs = [RAX,RDX,EFLAGS], Uses = [RAX], neverHasSideEffects = 1 in 106 // RAX,RDX = RAX*GR64 118 let Defs = [RAX,RDX,EFLAGS], Uses = [RAX], neverHasSideEffects = 1 in 120 "imul{q}\t$src", []>; // RAX,RDX = RAX*[mem64] 253 // RDX:RAX/r64 = RAX,RDX [all …]
|
D | X86RegisterInfo.cpp | 342 X86::RAX, X86::RDX, X86::RBX, X86::R12, in getCalleeSavedRegs() 648 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX: in getX86SubSuperRegister() 660 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX: in getX86SubSuperRegister() 697 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX: in getX86SubSuperRegister() 733 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX: in getX86SubSuperRegister() 769 case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX: in getX86SubSuperRegister() 770 return X86::RDX; in getX86SubSuperRegister()
|
D | X86InstrSystem.td | 16 let Defs = [RAX, RDX] in 19 let Defs = [RAX, RCX, RDX] in 403 let Defs = [RDX, RAX], Uses = [RCX] in 406 let Uses = [RDX, RAX, RCX] in 411 let Defs = [RAX, RDI], Uses = [RDX, RDI] in 416 let Defs = [RSI, RDI], Uses = [RBX, RDX, RSI, RDI] in { 428 let Defs = [RAX, RDX, RSI], Uses = [RAX, RSI] in
|
D | X86RegisterInfo.td | 125 def RDX : RegisterWithSubRegs<"rdx", [EDX]>, DwarfRegNum<[1, -2, -2]>; 313 (add RAX, RCX, RDX, RSI, RDI, R8, R9, R10, R11, 347 def GR64_ABCD : RegisterClass<"X86", [i64], 64, (add RAX, RCX, RDX, RBX)> { 356 def GR64_TC : RegisterClass<"X86", [i64], 64, (add RAX, RCX, RDX, RSI, RDI, 363 def GR64_TCW64 : RegisterClass<"X86", [i64], 64, (add RAX, RCX, RDX, 387 (add RAX, RCX, RDX, RSI, RDI, RBX, RBP, RSP, RIP)> {
|
D | X86CallingConv.td | 35 CCIfType<[i64], CCAssignToReg<[RAX, RDX]>>, 148 CCIfType<[i64], CCAssignToReg<[RDI, RSI, RDX, RCX, R8 , R9 ]>>, 206 CCIfSRet<CCIfType<[i64], CCAssignToRegWithShadow<[RDX , R8 , R9 ], 209 CCIfType<[i64], CCAssignToRegWithShadow<[RCX , RDX , R8 , R9 ], 215 [RCX , RDX , R8 , R9 ]>>,
|
D | X86InstrControl.td | 215 let Defs = [RAX, RCX, RDX, RSI, RDI, R8, R9, R10, R11, 247 let Defs = [RAX, RCX, RDX, R8, R9, R10, R11, 280 let Defs = [RAX, RCX, RDX, R8, R9, R10, R11,
|
D | X86InstrExtension.td | 34 let Defs = [RAX,RDX], Uses = [RAX] in 36 "{cqto|cqo}", []>; // RDX:RAX = signext(RAX)
|
D | X86ISelDAGToDAG.cpp | 1885 case MVT::i64: LoReg = X86::RAX; HiReg = X86::RDX; break; in Select() 1999 LoReg = X86::RAX; ClrReg = HiReg = X86::RDX; in Select()
|
D | X86FrameLowering.cpp | 98 X86::RAX, X86::RDX, X86::RCX, X86::RSI, X86::RDI, in findDeadCallerSavedReg()
|
D | X86InstrInfo.td | 1173 let Defs = [RAX, RDX, EFLAGS], Uses = [RAX, RBX, RCX, RDX] in
|
D | X86ISelLowering.cpp | 534 setExceptionSelectorRegister(X86::RDX); in X86TargetLowering() 1792 X86::RCX, X86::RDX, X86::R8, X86::R9 in LowerFormalArguments() 1795 X86::RDI, X86::RSI, X86::RDX, X86::RCX, X86::R8, X86::R9 in LowerFormalArguments() 2108 case X86::XMM1: ShadowReg = X86::RDX; break; in LowerCall() 9215 SDValue rdx = DAG.getCopyFromReg(rax.getValue(1), dl, X86::RDX, MVT::i64, in LowerREADCYCLECOUNTER() 13128 case X86::DX: DestReg = X86::RDX; break; in getRegForInlineAsmConstraint()
|
D | X86InstrCompiler.td | 295 let Defs = [RAX, RCX, RDX, RSI, RDI, R8, R9, R10, R11,
|
/external/kernel-headers/original/asm-x86/ |
D | ptrace-abi.h | 41 #define RDX 96 macro
|
/external/llvm/lib/Target/X86/Disassembler/ |
D | X86DisassemblerDecoder.h | 163 ENTRY(RDX) \ 181 ENTRY(RDX) \
|
/external/llvm/test/CodeGen/X86/ |
D | 2010-02-23-RematImplicitSubreg.ll | 6 ; %DL<def> = MOV8rr %reg1038<kill>, %RDX<imp-def>
|
/external/valgrind/main/VEX/auxprogs/ |
D | genoffsets.c | 102 GENOFFSET(AMD64,amd64,RDX); in foo()
|
/external/valgrind/main/coregrind/m_sigframe/ |
D | sigframe-amd64-linux.c | 356 SC2(rdx,RDX); in synth_ucontext()
|
/external/valgrind/main/memcheck/ |
D | mc_machine.c | 472 if (o == GOF(RDX) && is1248) return o; in get_otrack_shadow_offset_wrk() 514 if (o == 1+ GOF(RDX) && szB == 1) return GOF(IDFLAG); in get_otrack_shadow_offset_wrk() 568 if (o == 4+ GOF(RDX) && sz == 4) return GOF(RDX); in get_otrack_shadow_offset_wrk()
|
/external/llvm/lib/Target/X86/MCTargetDesc/ |
D | X86MCTargetDesc.cpp | 131 case X86::RDX: case X86::EDX: case X86::DX: case X86::DL: return N86::EDX; in getX86RegNum()
|
/external/strace/ |
D | syscall.c | 2089 {RDI,RSI,RDX,R10,R8,R9}, /* x86-64 ABI */ 2090 {RBX,RCX,RDX,RSI,RDI,RBP} /* i386 ABI */ 2586 val = tcp->status.PR_REG[RDX];
|
D | process.c | 2623 { 8*RDX, "8*RDX" },
|
/external/valgrind/main/exp-ptrcheck/ |
D | h_main.c | 1407 if (o == GOF(RDX) && is8) goto exactly1; in get_IntRegInfo() 1435 if (o == GOF(RDX) && is421) { o -= 0; goto contains_o; } in get_IntRegInfo() 1436 if (o == GOF(RDX)+1 && is421) { o -= 1; o -= 0; goto contains_o; } in get_IntRegInfo()
|