Searched refs:VTRN (Results 1 – 10 of 10) sorted by relevance
| /external/llvm/test/CodeGen/ARM/ |
| D | vuzp.ll | 27 ; VUZP.32 is equivalent to VTRN.32 for 64-bit vectors.
|
| D | vzip.ll | 27 ; VZIP.32 is equivalent to VTRN.32 for 64-bit vectors.
|
| D | vtrn.ll | 99 ; Undef shuffle indices should not prevent matching to VTRN:
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.h | 155 VTRN, // transpose enumerator
|
| D | ARMISelLowering.cpp | 903 case ARMISD::VTRN: return "ARMISD::VTRN"; in getTargetNodeName()
4251 return DAG.getNode(ARMISD::VTRN, dl, DAG.getVTList(VT, VT), in GeneratePerfectShuffle()
4332 return DAG.getNode(ARMISD::VTRN, dl, DAG.getVTList(VT, VT), in LowerVECTOR_SHUFFLE()
4342 return DAG.getNode(ARMISD::VTRN, dl, DAG.getVTList(VT, VT), in LowerVECTOR_SHUFFLE()
|
| D | ARMISelDAGToDAG.cpp | 2499 case ARMISD::VTRN: { in Select()
|
| D | ARMInstrNEON.td | 111 def NEONtrn : SDNode<"ARMISD::VTRN", SDTARMVSHUF2>;
1785 // 2-register shuffles (VTRN/VZIP/VUZP), both double- and quad-register.
4723 // VTRN : Vector Transpose
|
| /external/clang/include/clang/Basic/ |
| D | arm_neon.td | 386 def VTRN : WInst<"vtrn", "2dd", "csiUcUsUifPcPsQcQsQiQUcQUsQUiQfQPcQPs">;
|
| /external/valgrind/main/none/tests/arm/ |
| D | neon128.stdout.exp | 2127 ---- VTRN ----
|
| D | neon64.stdout.exp | 3376 ---- VTRN ----
|