Searched refs:VZIP (Results 1 – 8 of 8) sorted by relevance
| /external/llvm/test/CodeGen/ARM/ |
| D | vzip.ll | 27 ; VZIP.32 is equivalent to VTRN.32 for 64-bit vectors.
77 ; Undef shuffle indices should not prevent matching to VZIP:
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.h | 153 VZIP, // zip (interleave) enumerator
|
| D | ARMISelLowering.cpp | 901 case ARMISD::VZIP: return "ARMISD::VZIP"; in getTargetNodeName()
4247 return DAG.getNode(ARMISD::VZIP, dl, DAG.getVTList(VT, VT), in GeneratePerfectShuffle()
4338 return DAG.getNode(ARMISD::VZIP, dl, DAG.getVTList(VT, VT), in LowerVECTOR_SHUFFLE()
4348 return DAG.getNode(ARMISD::VZIP, dl, DAG.getVTList(VT, VT), in LowerVECTOR_SHUFFLE()
|
| D | ARMISelDAGToDAG.cpp | 2461 case ARMISD::VZIP: { in Select()
|
| D | ARMInstrNEON.td | 109 def NEONzip : SDNode<"ARMISD::VZIP", SDTARMVSHUF2>;
1785 // 2-register shuffles (VTRN/VZIP/VUZP), both double- and quad-register.
4743 // VZIP : Vector Zip (Interleave)
|
| /external/clang/include/clang/Basic/ |
| D | arm_neon.td | 387 def VZIP : WInst<"vzip", "2dd", "csiUcUsUifPcPsQcQsQiQUcQUsQUiQfQPcQPs">;
|
| /external/valgrind/main/none/tests/arm/ |
| D | neon128.stdout.exp | 2089 ---- VZIP ----
|
| D | neon64.stdout.exp | 3350 ---- VZIP ----
|