Home
last modified time | relevance | path

Searched refs:isCtrl (Results 1 – 5 of 5) sorted by relevance

/external/llvm/lib/CodeGen/
DScheduleDAGEmit.cpp39 if (I->isCtrl()) continue; // ignore chain preds in EmitPhysRegCopy()
48 if (II->isCtrl()) continue; // ignore chain preds in EmitPhysRegCopy()
/external/llvm/lib/CodeGen/SelectionDAG/
DScheduleDAGRRList.cpp861 if (I->isCtrl()) in CopyAndMoveSuccessors()
870 if (I->isCtrl()) in CopyAndMoveSuccessors()
903 && !D.isCtrl() && NewSU->NumRegDefsLeft > 0) in CopyAndMoveSuccessors()
1737 if (I->isCtrl()) continue; // ignore chain preds in CalcNodeSethiUllmanNumber()
1837 if (I->isCtrl()) in HighRegPressure()
1887 if (I->isCtrl()) in RegPressureDiff()
1931 if (I->isCtrl()) in ScheduledNode()
2013 if (I->isCtrl()) in UnscheduledNode()
2082 if (I->isCtrl()) continue; // ignore chain succs in closestSucc()
2101 if (I->isCtrl()) continue; // ignore chain preds in calcMaxScratches()
[all …]
DScheduleDAGFast.cpp282 if (I->isCtrl()) in CopyAndMoveSuccessors()
292 if (I->isCtrl()) in CopyAndMoveSuccessors()
DScheduleDAGSDNodes.cpp455 if (!SU->addPred(dep) && !dep.isCtrl() && OpSU->NumRegDefsLeft > 1) { in AddSchedEdges()
/external/llvm/include/llvm/CodeGen/
DScheduleDAG.h169 bool isCtrl() const { in isCtrl() function
626 return getSDep().isCtrl();