/external/valgrind/main/none/tests/arm/ |
D | v6media.c | 152 TESTINST3("mul r0, r1, r2", 0, 0, r0, r1, r2, 0); in main() 153 TESTINST3("mul r0, r1, r2", 0xffffffff, 0, r0, r1, r2, 0); in main() 154 TESTINST3("mul r0, r1, r2", 0, 0xffffffff, r0, r1, r2, 0); in main() 155 TESTINST3("mul r0, r1, r2", 0xffffffff, 0xffffffff, r0, r1, r2, 0); in main() 156 TESTINST3("mul r0, r1, r2", 0x7fffffff, 0x7fffffff, r0, r1, r2, 0); in main() 157 TESTINST3("mul r0, r1, r2", 0x0000ffff, 0x0000ffff, r0, r1, r2, 0); in main() 161 TESTINST3("muls r0, r1, r2", 0, 0, r0, r1, r2, 0); in main() 162 TESTINST3("muls r0, r1, r2", 0xffffffff, 0, r0, r1, r2, 0); in main() 163 TESTINST3("muls r0, r1, r2", 0, 0xffffffff, r0, r1, r2, 0); in main() 164 TESTINST3("muls r0, r1, r2", 0xffffffff, 0xffffffff, r0, r1, r2, 0); in main() [all …]
|
D | v6intThumb.c | 235 TESTINST2("mov r0, r1", 1, r0, r1, 0); in old_main() 236 TESTINST2("cpy r0, r1", 1, r0, r1, 0); in old_main() 237 TESTINST2("mov r0, #0", 0, r0, r1, 0); in old_main() 238 TESTINST2("mov r0, #1", 0, r0, r1, 0); in old_main() 240 TESTINST2("movs r0, r1", 1, r0, r1, cv); in old_main() 241 TESTINST2("movs r0, r1", 0, r0, r1, cv); in old_main() 242 TESTINST2("movs r0, r1", 0x80000000, r0, r1, cv); in old_main() 243 TESTINST2("movs r0, #0", 0, r0, r1, cv); in old_main() 244 TESTINST2("movs r0, #1", 0, r0, r1, cv); in old_main() 248 TESTINST2("mvn r0, r1", 1, r0, r1, 0); in old_main() [all …]
|
D | v6intARM.c | 144 TESTINST2("mov r0, r1", 1, r0, r1, 0); in main() 145 TESTINST2("cpy r0, r1", 1, r0, r1, 0); in main() 146 TESTINST2("mov r0, #0", 0, r0, r1, 0); in main() 147 TESTINST2("mov r0, #1", 0, r0, r1, 0); in main() 149 TESTINST2("movs r0, r1", 1, r0, r1, c); in main() 150 TESTINST2("movs r0, r1", 0, r0, r1, c); in main() 151 TESTINST2("movs r0, r1", 0x80000000, r0, r1, c); in main() 152 TESTINST2("movs r0, #0", 0, r0, r1, c); in main() 153 TESTINST2("movs r0, #1", 0, r0, r1, c); in main() 157 TESTINST2("mvn r0, r1", 1, r0, r1, 0); in main() [all …]
|
/external/libffi/src/powerpc/ |
D | ppc_closure.S | 38 stwu %r1,-144(%r1) 42 stw %r0,148(%r1) 48 stw %r3, 16(%r1) 49 stw %r4, 20(%r1) 50 stw %r5, 24(%r1) 51 stw %r6, 28(%r1) 52 stw %r7, 32(%r1) 53 stw %r8, 36(%r1) 54 stw %r9, 40(%r1) 55 stw %r10,44(%r1) [all …]
|
D | linux64_closure.S | 47 std %r3, 48(%r1) 48 std %r4, 56(%r1) 49 std %r5, 64(%r1) 50 std %r6, 72(%r1) 53 std %r7, 80(%r1) 54 std %r8, 88(%r1) 55 std %r9, 96(%r1) 56 std %r10, 104(%r1) 57 std %r0, 16(%r1) 61 stdu %r1, -240(%r1) [all …]
|
D | aix_closure.S | 28 .set r1,1 define 104 stw r0, 8(r1) /* save the return address */ 112 stwu r1,-176(r1) /* skip over caller save area 120 stw r3, 200(r1) 121 stw r4, 204(r1) 122 stw r5, 208(r1) 123 stw r6, 212(r1) 124 stw r7, 216(r1) 125 stw r8, 220(r1) 126 stw r9, 224(r1) [all …]
|
/external/llvm/test/MC/ARM/ |
D | thumb2.s | 5 @ CHECK: adc r1, r1, #171 @ encoding: [0xab,0x01,0x41,0xf1] 6 adc r1, r1, #171 7 @ CHECK: adc r1, r1, #1179666 @ encoding: [0x12,0x11,0x41,0xf1] 8 adc r1, r1, #1179666 9 @ CHECK: adc r1, r1, #872428544 @ encoding: [0x34,0x21,0x41,0xf1] 10 adc r1, r1, #872428544 11 @ CHECK: adc r1, r1, #1448498774 @ encoding: [0x56,0x31,0x41,0xf1] 12 adc r1, r1, #1448498774 13 @ CHECK: adc r1, r1, #66846720 @ encoding: [0x7f,0x71,0x41,0xf1] 14 adc r1, r1, #66846720 [all …]
|
D | arm_instructions.s | 23 @ CHECK: and r1, r2, r3 @ encoding: [0x03,0x10,0x02,0xe0] 24 and r1,r2,r3 26 @ CHECK: ands r1, r2, r3 @ encoding: [0x03,0x10,0x12,0xe0] 27 ands r1,r2,r3 29 @ CHECK: eor r1, r2, r3 @ encoding: [0x03,0x10,0x22,0xe0] 30 eor r1,r2,r3 32 @ CHECK: eors r1, r2, r3 @ encoding: [0x03,0x10,0x32,0xe0] 33 eors r1,r2,r3 35 @ CHECK: sub r1, r2, r3 @ encoding: [0x03,0x10,0x42,0xe0] 36 sub r1,r2,r3 [all …]
|
D | arm_addrmode2.s | 4 @ CHECK: ldrt r1, [r0], r2 @ encoding: [0x02,0x10,0xb0,0xe6] 5 @ CHECK: ldrt r1, [r0], r2, lsr #3 @ encoding: [0xa2,0x11,0xb0,0xe6] 6 @ CHECK: ldrt r1, [r0], #4 @ encoding: [0x04,0x10,0xb0,0xe4] 7 @ CHECK: ldrbt r1, [r0], r2 @ encoding: [0x02,0x10,0xf0,0xe6] 8 @ CHECK: ldrbt r1, [r0], r2, lsr #3 @ encoding: [0xa2,0x11,0xf0,0xe6] 9 @ CHECK: ldrbt r1, [r0], #4 @ encoding: [0x04,0x10,0xf0,0xe4] 10 @ CHECK: strt r1, [r0], r2 @ encoding: [0x02,0x10,0xa0,0xe6] 11 @ CHECK: strt r1, [r0], r2, lsr #3 @ encoding: [0xa2,0x11,0xa0,0xe6] 12 @ CHECK: strt r1, [r0], #4 @ encoding: [0x04,0x10,0xa0,0xe4] 13 @ CHECK: strbt r1, [r0], r2 @ encoding: [0x02,0x10,0xe0,0xe6] [all …]
|
D | basic-arm-instructions.s | 17 adc r1, r2, #0xf 18 adc r1, r2, #0xf0 19 adc r1, r2, #0xf00 20 adc r1, r2, #0xf000 21 adc r1, r2, #0xf0000 22 adc r1, r2, #0xf00000 23 adc r1, r2, #0xf000000 24 adc r1, r2, #0xf0000000 25 adc r1, r2, #0xf000000f 26 adcs r1, r2, #0xf00 [all …]
|
D | arm_addrmode3.s | 3 @ CHECK: ldrsbt r1, [r0], +r2 @ encoding: [0xd2,0x10,0xb0,0xe0] 4 @ CHECK: ldrsbt r1, [r0], #4 @ encoding: [0xd4,0x10,0xf0,0xe0] 5 @ CHECK: ldrsht r1, [r0], +r2 @ encoding: [0xf2,0x10,0xb0,0xe0] 6 @ CHECK: ldrsht r1, [r0], #4 @ encoding: [0xf4,0x10,0xf0,0xe0] 7 @ CHECK: ldrht r1, [r0], +r2 @ encoding: [0xb2,0x10,0xb0,0xe0] 8 @ CHECK: ldrht r1, [r0], #4 @ encoding: [0xb4,0x10,0xf0,0xe0] 9 @ CHECK: strht r1, [r0], +r2 @ encoding: [0xb2,0x10,0xa0,0xe0] 10 @ CHECK: strht r1, [r0], #4 @ encoding: [0xb4,0x10,0xe0,0xe0] 11 ldrsbt r1, [r0], r2 12 ldrsbt r1, [r0], #4 [all …]
|
/external/llvm/test/CodeGen/MBlaze/ |
D | svol.ll | 10 ; CHECK: swi r3, r1 11 ; CHECK: swi r4, r1 12 ; CHECK: swi r5, r1 13 ; CHECK: swi r6, r1 14 ; CHECK: swi r7, r1 15 ; CHECK: swi r8, r1 16 ; CHECK: swi r9, r1 17 ; CHECK: swi r10, r1 18 ; CHECK: swi r11, r1 19 ; CHECK: swi r12, r1 [all …]
|
D | intr.ll | 11 ; CHECK: swi r3, r1 12 ; CHECK: swi r4, r1 13 ; CHECK: swi r5, r1 14 ; CHECK: swi r6, r1 15 ; CHECK: swi r7, r1 16 ; CHECK: swi r8, r1 17 ; CHECK: swi r9, r1 18 ; CHECK: swi r10, r1 19 ; CHECK: swi r11, r1 20 ; CHECK: swi r12, r1 [all …]
|
/external/valgrind/main/coregrind/m_dispatch/ |
D | dispatch-arm-linux.S | 57 push {r0, r1, r4, r5, r6, r7, r8, r9, fp, lr} 69 cmp r1, #0 /* do_profiling */ 85 ldr r1, [sp, #0] 86 cmp r8, r1 93 ldr r1, =VG_(dispatch_ctr) 94 ldr r2, [r1] 96 str r2, [r1] 101 ldr r1, =VG_TT_FAST_MASK // r1 = VG_TT_FAST_MASK 102 and r2, r1, r0, LSR #2 // r2 = entry # 103 ldr r1, =VG_(tt_fast) // r1 = &tt_fast[0] [all …]
|
/external/skia/src/core/asm/ |
D | s32a_d565_opaque.S | 32 mov r7, r1 34 4: ldr r1, [r7], #4 // r1=*src; src++ 35 cmp r1, #0 36 mov lr, r1, lsr #24 40 mov r2, r1, lsl #8 42 moveq r2, r1, lsr #5 50 mov r3, r1, lsl #16 55 and r6, r1, #255 // 0xff 57 mov r1, r3, lsr #5 58 and r2, r1, #63 [all …]
|
/external/llvm/test/CodeGen/PowerPC/ |
D | Frames-small.ll | 2 ; RUN: not grep {stw r31, -4(r1)} %t1 3 ; RUN: grep {stwu r1, -16448(r1)} %t1 4 ; RUN: grep {addi r1, r1, 16448} %t1 6 ; RUN: not grep {lwz r31, -4(r1)} 9 ; RUN: grep {stw r31, -4(r1)} %t2 10 ; RUN: grep {stwu r1, -16448(r1)} %t2 11 ; RUN: grep {addi r1, r1, 16448} %t2 12 ; RUN: grep {lwz r31, -4(r1)} %t2 14 ; RUN: not grep {std r31, -8(r1)} %t3 15 ; RUN: grep {stdu r1, -16496(r1)} %t3 [all …]
|
D | Frames-leaf.ll | 2 ; RUN: not grep {stw r31, 20(r1)} 4 ; RUN: not grep {stwu r1, -.*(r1)} 6 ; RUN: not grep {addi r1, r1, } 8 ; RUN: not grep {lwz r31, 20(r1)} 10 ; RUN: not grep {stw r31, 20(r1)} 12 ; RUN: not grep {stwu r1, -.*(r1)} 14 ; RUN: not grep {addi r1, r1, } 16 ; RUN: not grep {lwz r31, 20(r1)} 18 ; RUN: not grep {std r31, 40(r1)} 20 ; RUN: not grep {stdu r1, -.*(r1)} [all …]
|
D | Frames-alloca.ll | 9 ; CHECK-PPC32: stw r31, -4(r1) 10 ; CHECK-PPC32: lwz r1, 0(r1) 11 ; CHECK-PPC32: lwz r31, -4(r1) 12 ; CHECK-PPC32-NOFP: stw r31, -4(r1) 13 ; CHECK-PPC32-NOFP: lwz r1, 0(r1) 14 ; CHECK-PPC32-NOFP: lwz r31, -4(r1) 15 ; CHECK-PPC32-RS: stwu r1, -80(r1) 16 ; CHECK-PPC32-RS-NOFP: stwu r1, -80(r1) 18 ; CHECK-PPC64: std r31, -8(r1) 19 ; CHECK-PPC64: stdu r1, -128(r1) [all …]
|
D | Frames-large.ll | 19 ; PPC32-NOFP: stwux r1, r1, r0 20 ; PPC32-NOFP: addi r3, r1, 68 21 ; PPC32-NOFP: lwz r1, 0(r1) 25 ; PPC32-FP: stw r31, -4(r1) 28 ; PPC32-FP: stwux r1, r1, r0 30 ; PPC32-FP: lwz r1, 0(r1) 31 ; PPC32-FP: lwz r31, -4(r1) 38 ; PPC64-NOFP: stdux r1, r1, r0 39 ; PPC64-NOFP: addi r3, r1, 116 40 ; PPC64-NOFP: ld r1, 0(r1) [all …]
|
/external/libvpx/vp8/common/arm/neon/ |
D | mbloopfilter_neon.asm | 31 ; r1 int pitch, 38 sub r0, r0, r1, lsl #2 ; move src pointer down by 4 lines 41 vld1.u8 {q3}, [r0], r1 ; p3 43 vld1.u8 {q4}, [r0], r1 ; p2 45 vld1.u8 {q5}, [r0], r1 ; p1 46 vld1.u8 {q6}, [r0], r1 ; p0 47 vld1.u8 {q7}, [r0], r1 ; q0 48 vld1.u8 {q8}, [r0], r1 ; q1 49 vld1.u8 {q9}, [r0], r1 ; q2 50 vld1.u8 {q10}, [r0], r1 ; q3 [all …]
|
D | buildintrapredictorsmby_neon.asm | 21 ; r1 unsigned char *ypred_ptr 129 vst1.u8 {q0}, [r1]! 130 vst1.u8 {q0}, [r1]! 131 vst1.u8 {q0}, [r1]! 132 vst1.u8 {q0}, [r1]! 133 vst1.u8 {q0}, [r1]! 134 vst1.u8 {q0}, [r1]! 135 vst1.u8 {q0}, [r1]! 136 vst1.u8 {q0}, [r1]! 137 vst1.u8 {q0}, [r1]! [all …]
|
D | loopfilter_neon.asm | 31 ; r1 int pitch 40 sub r2, r0, r1, lsl #2 ; move src pointer down by 4 lines 43 vld1.u8 {q3}, [r2], r1 ; p3 44 vld1.u8 {q4}, [r2], r1 ; p2 45 vld1.u8 {q5}, [r2], r1 ; p1 46 vld1.u8 {q6}, [r2], r1 ; p0 47 vld1.u8 {q7}, [r2], r1 ; q0 48 vld1.u8 {q8}, [r2], r1 ; q1 49 vld1.u8 {q9}, [r2], r1 ; q2 52 sub r0, r0, r1, lsl #1 [all …]
|
/external/llvm/test/MC/Disassembler/MBlaze/ |
D | mblaze_special.txt | 19 # CHECK: wdc r0, r1 22 # CHECK: wdc.clear r0, r1 25 # CHECK: wdc.flush r0, r1 28 # CHECK: wic r0, r1 35 # CHECK: mfs r1, rpc 38 # CHECK: mfs r1, rmsr 41 # CHECK: mfs r1, rear 44 # CHECK: mfs r1, resr 47 # CHECK: mfs r1, rfsr 50 # CHECK: mfs r1, rbtr [all …]
|
/external/llvm/test/MC/MBlaze/ |
D | mblaze_special.s | 32 wdc r0, r1 37 wdc.clear r0, r1 42 wdc.flush r0, r1 47 wic r0, r1 52 mfs r1, rpc 57 mfs r1, rmsr 62 mfs r1, rear 67 mfs r1, resr 72 mfs r1, rfsr 77 mfs r1, rbtr [all …]
|
/external/jpeg/ |
D | armv6_idct.S | 83 add r12, r1, #256 93 ldrsh r1, [r14, #16] 106 orreqs r8, r1, r2 134 mla r1, r10, r1, r7 147 sub r7, r1, r7, lsl #1 148 sub r1, r1, r3 150 add r3, r1, r3, lsl #1 158 smlawt r1, r1, r10, r1 187 sub r1, r1, r7 189 rsb r5, r1, r8, lsl #3 [all …]
|