Home
last modified time | relevance | path

Searched defs:Opcode (Results 1 – 25 of 105) sorted by relevance

12345

/external/webkit/Source/WebCore/xml/
DXPathPredicate.h67 enum Opcode { enum
80 enum Opcode { OP_EQ, OP_NE, OP_GT, OP_LT, OP_GE, OP_LE }; enum
92 enum Opcode { OP_And, OP_Or }; enum
/external/llvm/include/llvm/MC/
DMCInstrInfo.h48 const MCInstrDesc &get(unsigned Opcode) const { in get()
54 const char *getName(unsigned Opcode) const { in getName()
/external/webkit/Source/JavaScriptCore/bytecode/
DOpcode.h220 typedef void* Opcode; typedef
222 typedef const void* Opcode; typedef
225 typedef OpcodeID Opcode; typedef
/external/llvm/lib/Target/PowerPC/MCTargetDesc/
DPPCPredicates.cpp19 PPC::Predicate PPC::InvertPredicate(PPC::Predicate Opcode) { in InvertPredicate()
/external/llvm/lib/Target/ARM/
DARMSelectionDAGInfo.h23 static inline ShiftOpc getShiftOpcForNode(unsigned Opcode) { in getShiftOpcForNode()
DARMBaseInstrInfo.h282 bool isFpMLxInstruction(unsigned Opcode) const { in isFpMLxInstruction()
296 bool canCauseFpMLxStall(unsigned Opcode) const { in canCauseFpMLxStall()
DARMHazardRecognizer.cpp26 unsigned Opcode = MCID.getOpcode(); in hasRAWHazard() local
DARMLoadStoreOptimizer.cpp137 static int getLoadStoreMultipleOpcode(int Opcode, ARM_AM::AMSubMode Mode) { in getLoadStoreMultipleOpcode()
208 AMSubMode getLoadStoreMultipleSubMode(int Opcode) { in getLoadStoreMultipleSubMode()
285 int Opcode, ARMCC::CondCodes Pred, in MergeOps()
370 int Opcode, in MergeOpsUpdate()
447 unsigned Base, int Opcode, unsigned Size, in MergeLDR_STR()
722 int Opcode = MI->getOpcode(); in MergeBaseUpdateLSMultiple() local
856 int Opcode = MI->getOpcode(); in MergeBaseUpdateLoadStore() local
1014 int Opcode = MI->getOpcode(); in isMemoryOp() local
1051 int Opcode = MI->getOpcode(); in getMemoryOpOffset() local
1101 unsigned Opcode = MI->getOpcode(); in FixInvalidRegPairOp() local
[all …]
DThumb1RegisterInfo.cpp373 static unsigned convertToNonSPOpcode(unsigned Opcode) { in convertToNonSPOpcode()
392 unsigned Opcode = MI.getOpcode(); in rewriteFrameIndex() local
665 unsigned Opcode = MI.getOpcode(); in eliminateFrameIndex() local
/external/llvm/lib/Target/PowerPC/
DPPCHazardRecognizers.cpp90 PPCHazardRecognizer970::GetInstrType(unsigned Opcode, in GetInstrType()
145 unsigned Opcode = MI->getOpcode(); in getHazardType() local
203 unsigned Opcode = MI->getOpcode(); in EmitInstruction() local
/external/llvm/lib/Target/XCore/
DXCoreRegisterInfo.cpp133 int Opcode = isU6 ? XCore::EXTSP_u6 : XCore::EXTSP_lu6; in eliminateCallFramePseudoInstr() local
138 int Opcode = isU6 ? XCore::LDAWSP_ru6_RRegs : XCore::LDAWSP_lru6_RRegs; in eliminateCallFramePseudoInstr() local
305 int Opcode = isImmU6(Value) ? XCore::LDC_ru6 : XCore::LDC_lru6; in loadConstant() local
DXCoreFrameLowering.cpp54 int Opcode = isU6 ? XCore::LDWSP_ru6 : XCore::LDWSP_lru6; in loadFromStack() local
69 int Opcode = isU6 ? XCore::STWSP_ru6 : XCore::STWSP_lru6; in storeToStack() local
126 int Opcode; in emitPrologue() local
263 int Opcode = (isU6) ? XCore::RETSP_u6 : XCore::RETSP_lu6; in emitEpilogue() local
267 int Opcode = (isU6) ? XCore::LDAWSP_ru6_RRegs : XCore::LDAWSP_lru6_RRegs; in emitEpilogue() local
DXCoreInstrInfo.cpp58 int Opcode = MI->getOpcode(); in isLoadFromStackSlot() local
80 int Opcode = MI->getOpcode(); in isStoreToStackSlot() local
/external/llvm/lib/Target/X86/
DX86MCInstLower.cpp232 static void SimplifyShortImmForm(MCInst &Inst, unsigned Opcode) { in SimplifyShortImmForm()
254 unsigned Opcode) { in SimplifyShortMoveForm()
398 unsigned Opcode = OutMI.getOpcode(); in Lower() local
417 unsigned Opcode; in Lower() local
/external/llvm/lib/Target/Sparc/
DSparcISelDAGToDAG.cpp165 unsigned Opcode = N->getOpcode() == ISD::SDIV ? SP::SDIVrr : SP::UDIVrr; in Select() local
174 unsigned Opcode = N->getOpcode() == ISD::MULHU ? SP::UMULrr : SP::SMULrr; in Select() local
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAG.cpp251 static int isSignedOp(ISD::CondCode Opcode) { in isSignedOp()
1479 ISD::NodeType Opcode = OpTy.bitsGT(ShTy) ? ISD::TRUNCATE : ISD::ZERO_EXTEND; in getShiftAmountOperand() local
2361 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, EVT VT) { in getNode()
2378 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, in getNode()
2627 SDValue SelectionDAG::FoldConstantArithmetic(unsigned Opcode, in FoldConstantArithmetic()
2663 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, EVT VT, in getNode()
3107 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, EVT VT, in getNode()
3197 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, EVT VT, in getNode()
3204 SDValue SelectionDAG::getNode(unsigned Opcode, DebugLoc DL, EVT VT, in getNode()
3837 SDValue SelectionDAG::getAtomic(unsigned Opcode, DebugLoc dl, EVT MemVT, in getAtomic()
[all …]
/external/llvm/lib/VMCore/
DConstantsContext.h42 UnaryConstantExpr(unsigned Opcode, Constant *C, Type *Ty) in UnaryConstantExpr()
59 BinaryConstantExpr(unsigned Opcode, Constant *C1, Constant *C2, in BinaryConstantExpr()
/external/llvm/utils/TableGen/
DX86RecognizableInstr.h46 uint8_t Opcode; variable
/external/llvm/lib/Target/Hexagon/
DHexagonISelDAGToDAG.cpp300 unsigned Opcode = 0; in SelectBaseOffsetLoad() local
344 unsigned Opcode, in SelectIndexedLoadSignExtend64()
408 unsigned Opcode, in SelectIndexedLoadZeroExtend64()
492 unsigned Opcode = 0; in SelectIndexedLoad() local
609 unsigned Opcode = 0; in SelectIndexedStore() local
635 unsigned Opcode = 0; in SelectIndexedStore() local
668 unsigned Opcode = 0; in SelectBaseOffsetStore() local
/external/llvm/lib/Transforms/Scalar/
DReassociate.cpp203 static BinaryOperator *isReassociableOp(Value *V, unsigned Opcode) { in isReassociableOp()
275 unsigned Opcode = I->getOpcode(); in LinearizeExprTree() local
662 static Value *OptimizeAndOrXor(unsigned Opcode, in OptimizeAndOrXor()
898 unsigned Opcode = I->getOpcode(); in OptimizeExpression() local
/external/llvm/include/llvm/
DInstruction.h96 static inline bool isBinaryOp(unsigned Opcode) { in isBinaryOp()
101 static inline bool isShift(unsigned Opcode) { in isShift()
/external/llvm/lib/Target/PTX/
DPTXInstrInfo.cpp317 GetPTXMachineNode(SelectionDAG *DAG, unsigned Opcode, in GetPTXMachineNode()
326 GetPTXMachineNode(SelectionDAG *DAG, unsigned Opcode, in GetPTXMachineNode()
/external/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp3796 cvtT2LdrdPre(MCInst &Inst, unsigned Opcode, in cvtT2LdrdPre()
3814 cvtT2StrdPre(MCInst &Inst, unsigned Opcode, in cvtT2StrdPre()
3832 cvtLdWriteBackRegT2AddrModeImm8(MCInst &Inst, unsigned Opcode, in cvtLdWriteBackRegT2AddrModeImm8()
3848 cvtStWriteBackRegT2AddrModeImm8(MCInst &Inst, unsigned Opcode, in cvtStWriteBackRegT2AddrModeImm8()
3862 cvtLdWriteBackRegAddrMode2(MCInst &Inst, unsigned Opcode, in cvtLdWriteBackRegAddrMode2()
3878 cvtLdWriteBackRegAddrModeImm12(MCInst &Inst, unsigned Opcode, in cvtLdWriteBackRegAddrModeImm12()
3895 cvtStWriteBackRegAddrModeImm12(MCInst &Inst, unsigned Opcode, in cvtStWriteBackRegAddrModeImm12()
3909 cvtStWriteBackRegAddrMode2(MCInst &Inst, unsigned Opcode, in cvtStWriteBackRegAddrMode2()
3923 cvtStWriteBackRegAddrMode3(MCInst &Inst, unsigned Opcode, in cvtStWriteBackRegAddrMode3()
3937 cvtLdExtTWriteBackImm(MCInst &Inst, unsigned Opcode, in cvtLdExtTWriteBackImm()
[all …]
/external/llvm/lib/Target/MBlaze/
DMBlazeISelDAGToDAG.cpp190 unsigned Opcode = Node->getOpcode(); in Select() local
/external/llvm/lib/Analysis/
DInstructionSimplify.cpp128 static Value *ExpandBinOp(unsigned Opcode, Value *LHS, Value *RHS, in ExpandBinOp()
189 static Value *FactorizeBinOp(unsigned Opcode, Value *LHS, Value *RHS, in FactorizeBinOp()
261 Instruction::BinaryOps Opcode = (Instruction::BinaryOps)Opc; in SimplifyAssociativeBinOp() local
358 static Value *ThreadBinOpOverSelect(unsigned Opcode, Value *LHS, Value *RHS, in ThreadBinOpOverSelect()
512 static Value *ThreadBinOpOverPHI(unsigned Opcode, Value *LHS, Value *RHS, in ThreadBinOpOverPHI()
962 static Value *SimplifyDiv(Instruction::BinaryOps Opcode, Value *Op0, Value *Op1, in SimplifyDiv()
1085 static Value *SimplifyRem(Instruction::BinaryOps Opcode, Value *Op0, Value *Op1, in SimplifyRem()
1190 static Value *SimplifyShift(unsigned Opcode, Value *Op0, Value *Op1, in SimplifyShift()
2671 static Value *SimplifyBinOp(unsigned Opcode, Value *LHS, Value *RHS, in SimplifyBinOp()
2726 Value *llvm::SimplifyBinOp(unsigned Opcode, Value *LHS, Value *RHS, in SimplifyBinOp()

12345