Home
last modified time | relevance | path

Searched refs:FalseBB (Results 1 – 6 of 6) sorted by relevance

/external/llvm/lib/CodeGen/
DIfConversion.cpp118 MachineBasicBlock *FalseBB; member
125 ExtraCost(0), ExtraCost2(0), BB(0), TrueBB(0), FalseBB(0) {} in BBInfo()
326 ? BBI.FalseBB->getNumber() in INITIALIZE_PASS_DEPENDENCY()
353 << BBI.FalseBB->getNumber() << ") "); in INITIALIZE_PASS_DEPENDENCY()
371 << BBI.FalseBB->getNumber() << ") "); in INITIALIZE_PASS_DEPENDENCY()
432 TII->InsertBranch(*BBI.BB, BBI.FalseBB, BBI.TrueBB, BBI.BrCond, dl); in ReverseBranchCondition()
433 std::swap(BBI.TrueBB, BBI.FalseBB); in ReverseBranchCondition()
497 ? TrueBBI.TrueBB : TrueBBI.FalseBB; in ValidTriangle()
508 MachineBasicBlock *TExit = FalseBranch ? TrueBBI.FalseBB : TrueBBI.TrueBB; in ValidTriangle()
542 if (TrueBBI.FalseBB || FalseBBI.FalseBB || in ValidDiamond()
[all …]
/external/llvm/lib/Transforms/Utils/
DSimplifyCFG.cpp1946 BasicBlock *TrueBB, BasicBlock *FalseBB){ in SimplifyTerminatorOnSelect() argument
1952 BasicBlock *KeepEdge2 = TrueBB != FalseBB ? FalseBB : 0; in SimplifyTerminatorOnSelect()
1971 if (TrueBB == FalseBB) in SimplifyTerminatorOnSelect()
1978 Builder.CreateCondBr(Cond, TrueBB, FalseBB); in SimplifyTerminatorOnSelect()
1979 } else if (KeepEdge1 && (KeepEdge2 || TrueBB == FalseBB)) { in SimplifyTerminatorOnSelect()
1992 Builder.CreateBr(FalseBB); in SimplifyTerminatorOnSelect()
2013 BasicBlock *FalseBB = SI->findCaseValue(FalseVal).getCaseSuccessor(); in SimplifySwitchOnSelect() local
2016 return SimplifyTerminatorOnSelect(SI, Condition, TrueBB, FalseBB); in SimplifySwitchOnSelect()
2033 BasicBlock *FalseBB = FBA->getBasicBlock(); in SimplifyIndirectBrOnSelect() local
2036 return SimplifyTerminatorOnSelect(IBI, SI->getCondition(), TrueBB, FalseBB); in SimplifyIndirectBrOnSelect()
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGBuilder.h212 TrueBB(truebb), FalseBB(falsebb), ThisBB(me), in CC()
224 MachineBasicBlock *TrueBB, *FalseBB; member
DSelectionDAGBuilder.cpp1463 if (Cases[0].CC == ISD::SETNE && Cases[0].FalseBB == Cases[1].ThisBB) in ShouldEmitAsBranches()
1602 addSuccessorWithWeight(SwitchBB, CB.FalseBB, CB.FalseWeight); in visitSwitchCase()
1614 std::swap(CB.TrueBB, CB.FalseBB); in visitSwitchCase()
1627 DAG.getBasicBlock(CB.FalseBB)); in visitSwitchCase()
2222 MachineBasicBlock *FalseBB = 0, *TrueBB = 0; in handleBTSplitSwitchCase() local
2251 FalseBB = RHSR.first->BB; in handleBTSplitSwitchCase()
2253 FalseBB = CurMF->CreateMachineBasicBlock(LLVMBB); in handleBTSplitSwitchCase()
2254 CurMF->insert(BBI, FalseBB); in handleBTSplitSwitchCase()
2255 WorkList.push_back(CaseRec(FalseBB,CR.LT,C,RHSR)); in handleBTSplitSwitchCase()
2264 CaseBlock CB(ISD::SETLT, SV, C, NULL, TrueBB, FalseBB, CR.CaseBB); in handleBTSplitSwitchCase()
DSelectionDAGISel.cpp1328 if (SDB->SwitchCases[i].TrueBB != SDB->SwitchCases[i].FalseBB) in FinishBasicBlock()
1329 Succs.push_back(SDB->SwitchCases[i].FalseBB); in FinishBasicBlock()
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp8872 SDValue FalseBB = User->getOperand(1); in LowerBRCOND() local
8877 Dest = FalseBB; in LowerBRCOND()
8913 SDValue FalseBB = User->getOperand(1); in LowerBRCOND() local
8918 Dest = FalseBB; in LowerBRCOND()
8943 SDValue FalseBB = User->getOperand(1); in LowerBRCOND() local
8957 Dest = FalseBB; in LowerBRCOND()