Searched refs:TEQ (Results 1 – 17 of 17) sorted by relevance
| /external/v8/src/mips/ |
| D | constants-mips.cc | 226 case TEQ: in IsTrap()
269 case TEQ: in InstructionType()
|
| D | disasm-mips.cc | 297 case TEQ: in PrintCode()
735 case TEQ: in DecodeTypeRegister()
|
| D | constants-mips.h | 341 TEQ = ((6 << 3) + 4), enumerator
|
| D | simulator-mips.cc | 1853 case TEQ: in ConfigureTypeRegister()
2232 case TEQ: in DecodeTypeRegister()
|
| D | assembler-mips.cc | 1525 SPECIAL | TEQ | rs.code() << kRsShift | rt.code() << kRtShift | code << 6; in teq()
|
| /external/tremolo/Tremolo/ |
| D | mdctLARM.s | 69 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
74 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
79 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
84 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
100 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
137 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
142 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
147 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
152 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
169 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
[all …]
|
| D | mdctARM.s | 69 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
74 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
79 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
84 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
100 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
137 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
142 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
147 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
152 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
169 TEQ r14,r14,ASR #31 @ if r14==0 || r14==-1 then in range
[all …]
|
| /external/v8/src/arm/ |
| D | constants-arm.h | 200 TEQ = 9 << 21, // Test Equivalence. enumerator
|
| D | disasm-arm.cc | 867 case TEQ: { in DecodeType01()
|
| D | assembler-arm.cc | 1128 addrmod1(cond | TEQ | S, src1, r0, src2); in teq()
|
| D | simulator-arm.cc | 2373 case TEQ: { in DecodeType01()
|
| /external/webkit/Source/JavaScriptCore/assembler/ |
| D | ARMAssembler.h | 134 TEQ = (0x9 << 21), enumerator
368 emitInst(static_cast<ARMWord>(cc) | TEQ | SET_CC, 0, rn, op2);
|
| /external/llvm/test/MC/Disassembler/ARM/ |
| D | basic-arm-instructions.txt | 1977 # TEQ
|
| D | thumb2.txt | 2132 # TEQ
|
| /external/llvm/test/MC/ARM/ |
| D | basic-arm-instructions.s | 2333 @ TEQ
|
| D | basic-thumb2-instructions.s | 2910 @ TEQ
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMInstrInfo.td | 3959 // Note that TST/TEQ don't set all the same flags that CMP does!
3963 defm TEQ : AI1_cmp_irs<0b1001, "teq",
|