Home
last modified time | relevance | path

Searched refs:iaddr (Results 1 – 10 of 10) sorted by relevance

/external/llvm/lib/Target/PowerPC/
DPPCInstr64Bit.td262 (PPCdynalloc G8RC:$negsize, iaddr:$fpsi))]>;
508 [(set G8RC:$rD, (sextloadi16 iaddr:$src))]>,
538 [(set G8RC:$rD, (zextloadi8 iaddr:$src))]>;
541 [(set G8RC:$rD, (zextloadi16 iaddr:$src))]>;
544 [(set G8RC:$rD, (zextloadi32 iaddr:$src))]>, isPPC64;
617 [(truncstorei8 G8RC:$rS, iaddr:$src)]>;
620 [(truncstorei16 G8RC:$rS, iaddr:$src)]>;
623 [(truncstorei32 G8RC:$rS, iaddr:$src)]>;
716 def : Pat<(zextloadi1 iaddr:$src),
717 (LBZ8 iaddr:$src)>;
[all …]
DPPCInstrInfo.td345 def iaddr : ComplexPattern<iPTR, 2, "SelectAddrImm", [], []>;
350 /// This is just the offset part of iaddr, used for preinc.
380 (PPCdynalloc GPRC:$negsize, iaddr:$fpsi))]>;
656 [(set GPRC:$rD, (zextloadi8 iaddr:$src))]>;
659 [(set GPRC:$rD, (sextloadi16 iaddr:$src))]>,
663 [(set GPRC:$rD, (zextloadi16 iaddr:$src))]>;
666 [(set GPRC:$rD, (load iaddr:$src))]>;
670 [(set F4RC:$rD, (load iaddr:$src))]>;
673 [(set F8RC:$rD, (load iaddr:$src))]>;
751 [(truncstorei8 GPRC:$rS, iaddr:$src)]>;
[all …]
/external/valgrind/main/lackey/
Dlk_main.c511 static void addEvent_Ir ( IRSB* sb, IRAtom* iaddr, UInt isize ) in addEvent_Ir() argument
522 evt->addr = iaddr; in addEvent_Ir()
614 Addr iaddr = 0, dst; in lk_instrument() local
679 iaddr = st->Ist.IMark.addr; in lk_instrument()
847 tl_assert(iaddr != 0); in lk_instrument()
850 condition_inverted = (dst == iaddr + ilen); in lk_instrument()
/external/valgrind/main/coregrind/m_gdbserver/
Dm_gdbserver.c56 void VG_(helperc_CallDebugger) ( HWord iaddr );
875 void VG_(helperc_CallDebugger) ( HWord iaddr ) in VG_()
885 ((g = VG_(HT_lookup) (gs_addresses, (UWord)HT_addr(iaddr))) && in VG_()
887 if (iaddr == HT_addr(ignore_this_break_once)) { in VG_()
978 Addr iaddr, /* Addr of instruction being instrumented */ in VG_()
1006 mkIRExpr_HWord(iaddr + (Addr)delta))); in VG_()
1010 args = mkIRExprVec_1(mkIRExpr_HWord (iaddr)); in VG_()
/external/valgrind/main/callgrind/
Dsim.c62 Addr memline, iaddr; member
165 c->loaded[i].iaddr = 0; in cachesim_clearcache()
703 idx, L.loaded[idx].memline, L.loaded[idx].iaddr, \
720 i, idx, L.loaded[idx].memline, L.loaded[idx].iaddr, \
747 idx, L.loaded[idx].memline, L.loaded[idx].iaddr, \
762 i, idx, L.loaded[idx].memline, L.loaded[idx].iaddr, \
784 idx, L.loaded[idx].memline, L.loaded[idx].iaddr, \
799 i, idx, L.loaded[idx].memline, L.loaded[idx].iaddr, \
850 use->count, i, use->mask, loaded->memline, loaded->iaddr); in update_LL_use()
864 loaded->iaddr = CLG_(bb_base) + current_ii->instr_offset; in update_LL_use()
[all …]
/external/tcpdump/
Dprint-isakmp.c99 struct sockaddr_storage iaddr; member
197 memset(&cookiecache[ninitiator].iaddr, 0, in cookie_record()
198 sizeof(cookiecache[ninitiator].iaddr)); in cookie_record()
202 sin = (struct sockaddr_in *)&cookiecache[ninitiator].iaddr; in cookie_record()
217 memset(&cookiecache[ninitiator].iaddr, 0, in cookie_record()
218 sizeof(cookiecache[ninitiator].iaddr)); in cookie_record()
223 sin6 = (struct sockaddr_in6 *)&cookiecache[ninitiator].iaddr; in cookie_record()
287 if (sa->sa_family != ((struct sockaddr *)&cookiecache[i].iaddr)->sa_family) in cookie_sidecheck()
301 if (memcmp(&ss, &cookiecache[i].iaddr, salen) == 0) in cookie_sidecheck()
/external/e2fsprogs/tests/progs/
Dtest_rel_cmds.ct68 irel_add_ref, iaddref, iaddr;
/external/llvm/lib/Target/MBlaze/
DMBlazeInstrInfo.td138 def iaddr : ComplexPattern<i32, 2, "SelectAddrRegImm", [frameindex], []>;
259 [(set (i32 GPR:$dst), (OpNode iaddr:$addr))], IIC_MEMl>;
271 [(OpNode (i32 GPR:$dst), iaddr:$addr)], IIC_MEMs>;
1025 def : Pat<(extloadi8 iaddr:$src), (i32 (LBUI iaddr:$src))>;
1026 def : Pat<(extloadi16 iaddr:$src), (i32 (LHUI iaddr:$src))>;
1043 def : Pat<(store (i32 0), iaddr:$dst), (SWI (i32 R0), iaddr:$dst)>;
DMBlazeInstrFPU.td29 [(set (f32 GPR:$dst), (OpNode iaddr:$addr))], IIC_MEMl>;
39 [(OpNode (f32 GPR:$dst), iaddr:$addr)], IIC_MEMs>;
/external/llvm/lib/Target/CellSPU/
DSPUInstrInfo.td149 [(set VECREG:$rT, (load iaddr:$disp))]>;
258 [(store VECREG:$rT, iaddr:$disp)]>;