Home
last modified time | relevance | path

Searched refs:pipeline (Results 1 – 25 of 65) sorted by relevance

123

/external/nist-sip/java/gov/nist/javax/sip/parser/
DPipeline.java59 Pipeline pipeline; field in Pipeline.MyTimer
63 protected MyTimer(Pipeline pipeline) { in MyTimer() argument
64 this.pipeline = pipeline; in MyTimer()
72 pipeline.close(); in runTask()
/external/llvm/lib/Target/MBlaze/
DMBlazeSchedule3.td11 // MBlaze instruction itineraries for the three stage pipeline.
32 // pipeline stages except the execute stage, which takes three cycles. The
44 // operands. The instruction takes one cycle to execute in each the pipeline
58 // The instruction takes one cycle to execute in each of the pipeline stages
71 // one cycle to execute in each of the pipeline stages. The source operand is
80 // instruction takes one cycle to execute in each of the pipeline stages. The
91 // the pipeline stages. The source operand is read during the decode stage
101 // instruction takes one cycle to execute in each of the pipeline stages
113 // the pipeline stages except the execute stage, which takes six cycles. The
126 // each of the pipeline stages except the execute stage, which takes 30
[all …]
DMBlazeSchedule5.td11 // MBlaze instruction itineraries for the five stage pipeline.
34 // pipeline stages. The two source operands are read during the decode stage
47 // operands. The instruction takes one cycle to execute in each the pipeline
63 // The instruction takes one cycle to execute in each of the pipeline stages.
77 // one cycle to execute in each of the pipeline stages. The source operand is
88 // instruction takes one cycle to execute in each of the pipeline stages. The
101 // the pipeline stages. The source operand is read during the decode stage
113 // instruction takes one cycle to execute in each of the pipeline stages
127 // the pipeline stages except the memory access stage, which takes two
142 // each of the pipeline stages except the memory access stage, which takes 26
[all …]
DMBlazeSchedule.td48 // MBlaze instruction itineraries for three stage pipeline.
53 // MBlaze instruction itineraries for five stage pipeline.
/external/llvm/lib/Target/PowerPC/
DPPCSchedule440.td14 // The basic PPC 440 does not include a floating-point unit; the pipeline
39 // the complex integer (I-pipe) pipeline
41 // the floating-point execution (F-pipe) pipeline
42 def IEXE1 : FuncUnit; // Execution stage 1 for the I pipeline
43 def IEXE2 : FuncUnit; // Execution stage 2 for the I pipeline
44 def IWB : FuncUnit; // Write-back unit for the I pipeline
45 def JEXE1 : FuncUnit; // Execution stage 1 for the J pipeline
46 def JEXE2 : FuncUnit; // Execution stage 2 for the J pipeline
47 def JWB : FuncUnit; // Write-back unit for the J pipeline
48 def AGEN : FuncUnit; // Address generation for the L pipeline
[all …]
DPPCScheduleA2.td33 def XEX1 : FuncUnit; // Execution stage 1 for the XU pipeline
34 def XEX2 : FuncUnit; // Execution stage 2 for the XU pipeline
35 def XEX3 : FuncUnit; // Execution stage 3 for the XU pipeline
36 def XEX4 : FuncUnit; // Execution stage 4 for the XU pipeline
37 def XEX5 : FuncUnit; // Execution stage 5 for the XU pipeline
38 def XEX6 : FuncUnit; // Execution stage 6 for the XU pipeline
40 def FEX1 : FuncUnit; // Execution stage 1 for the FU pipeline
41 def FEX2 : FuncUnit; // Execution stage 2 for the FU pipeline
42 def FEX3 : FuncUnit; // Execution stage 3 for the FU pipeline
43 def FEX4 : FuncUnit; // Execution stage 4 for the FU pipeline
[all …]
/external/webkit/Source/WebKit/gtk/WebCoreSupport/
DFullscreenVideoController.cpp267 GstElement* pipeline = m_gstreamerGWorld->pipeline(); in enterFullscreen() local
268 g_signal_connect(pipeline, "notify::volume", G_CALLBACK(playerVolumeChangedCallback), this); in enterFullscreen()
269 g_signal_connect(pipeline, "notify::mute", G_CALLBACK(playerMuteChangedCallback), this); in enterFullscreen()
340 GstElement* pipeline = m_mediaElement->platformMedia().media.gstreamerGWorld->pipeline(); in exitFullscreen() local
341 …g_signal_handlers_disconnect_by_func(pipeline, reinterpret_cast<void*>(playerVolumeChangedCallback… in exitFullscreen()
342 …g_signal_handlers_disconnect_by_func(pipeline, reinterpret_cast<void*>(playerMuteChangedCallback),… in exitFullscreen()
/external/webkit/Source/WebCore/platform/graphics/gstreamer/
DGStreamerGWorld.cpp52 PassRefPtr<GStreamerGWorld> GStreamerGWorld::createGWorld(GstElement* pipeline) in createGWorld() argument
54 return adoptRef(new GStreamerGWorld(pipeline)); in createGWorld()
57 GStreamerGWorld::GStreamerGWorld(GstElement* pipeline) in GStreamerGWorld() argument
58 : m_pipeline(pipeline) in GStreamerGWorld()
DGStreamerGWorld.h48 GstElement* pipeline() const { return m_pipeline; } in pipeline() function
/external/llvm/lib/Target/ARM/
DARMScheduleV6.td17 def V6_Pipe : FuncUnit; // pipeline
88 // Integer multiply pipeline
97 // Integer load pipeline
150 // Integer store pipeline
191 // Issue through integer pipeline, and execute in NEON unit. We assume
192 // RunFast mode so that NFP pipeline is used for single-precision when
DARMScheduleA8.td17 def A8_Pipe0 : FuncUnit; // pipeline 0
18 def A8_Pipe1 : FuncUnit; // pipeline 1
19 def A8_LSPipe : FuncUnit; // Load / store pipeline
23 // Dual issue pipeline represented by A8_Pipe0 | A8_Pipe1
95 // Integer multiply pipeline
106 // Integer load pipeline
183 // Integer store pipeline
246 // Issue through integer pipeline, and execute in NEON unit. We assume
247 // RunFast mode so that NFP pipeline is used for single-precision when
432 // Issue through integer pipeline, and execute in NEON unit.
/external/oprofile/events/arm/armv7-ca9/
Devents13 …r of cycles where CPU has some instructions that it cannot issue to any pipeline and the LSU has a…
23 …nstructions being executed in main execution pipeline of the CPU, the multiply pipeline and the AL…
24 …_SND_EXEC : Number of instructions being executed in the second execution pipeline (ALU) of the CPU
/external/oprofile/events/mips/24K/
Devents57 …SS_CYCLES : 39-0 Cycles a data cache miss is outstanding, but not necessarily stalling the pipeline
121 …CACHE_MISS_CYCLES : 39-1 Cycles a L2 miss is outstanding, but not necessarily stalling the pipeline
140 event:0x433 counters:1 um:zero minimum:500 name:FSB_FULL_STALLS : 51-1 FSB full pipeline stall cycl…
142 event:0x435 counters:1 um:zero minimum:500 name:LDQ_FULL_STALLS : 53-1 LDQ full pipeline stall cycl…
144 event:0x437 counters:1 um:zero minimum:500 name:WBB_FULL_STALLS : 55-1 WBB full pipeline stall cycl…
/external/oprofile/events/mips/34K/
Devents61 …SS_CYCLES : 39-0 Cycles a data cache miss is outstanding, but not necessarily stalling the pipeline
132 …CACHE_MISS_CYCLES : 39-1 Cycles a L2 miss is outstanding, but not necessarily stalling the pipeline
152 event:0x433 counters:1 um:zero minimum:500 name:FSB_FULL_STALLS : 51-1 FSB full pipeline stall cycl…
154 event:0x435 counters:1 um:zero minimum:500 name:LDQ_FULL_STALLS : 53-1 LDQ full pipeline stall cycl…
156 event:0x437 counters:1 um:zero minimum:500 name:WBB_FULL_STALLS : 55-1 WBB full pipeline stall cycl…
/external/mksh/src/
Dsyn.c36 static struct op *pipeline(int);
90 pipeline(int cf) in pipeline() function
115 t = pipeline(0); in andor()
118 if ((p = pipeline(CONTIN)) == NULL) in andor()
461 t = pipeline(0); in get_command()
469 t = pipeline(0); in get_command()
/external/oprofile/events/mips/1004K/
Devents62 …SS_CYCLES : 39-0 Cycles a data cache miss is outstanding, but not necessarily stalling the pipeline
141 …CACHE_MISS_CYCLES : 39-1 Cycles a L2 miss is outstanding, but not necessarily stalling the pipeline
161 event:0x433 counters:1 um:zero minimum:500 name:FSB_FULL_STALLS : 51-1 FSB full pipeline stall cycl…
163 event:0x435 counters:1 um:zero minimum:500 name:LDQ_FULL_STALLS : 53-1 LDQ full pipeline stall cycl…
165 event:0x437 counters:1 um:zero minimum:500 name:WBB_FULL_STALLS : 55-1 WBB full pipeline stall cycl…
/external/oprofile/events/alpha/ev5/
Devents5 event:0x02 counters:1 um:zero minimum:256 name:NON_ISSUE_CYCLES : Nothing issued, pipeline frozen
7 event:0x04 counters:1 um:zero minimum:256 name:PIPELINE_DRY : Nothing issued, pipeline dry
/external/llvm/examples/OCaml-Kaleidoscope/Chapter6/
Dtoy.ml28 (* Set up the optimizer pipeline. Start with registering info about how the
/external/llvm/examples/OCaml-Kaleidoscope/Chapter5/
Dtoy.ml28 (* Set up the optimizer pipeline. Start with registering info about how the
/external/llvm/examples/OCaml-Kaleidoscope/Chapter4/
Dtoy.ml28 (* Set up the optimizer pipeline. Start with registering info about how the
/external/llvm/examples/OCaml-Kaleidoscope/Chapter7/
Dtoy.ml29 (* Set up the optimizer pipeline. Start with registering info about how the
/external/llvm/include/llvm/Target/
DTargetSchedule.td27 // pipeline bypasses which can be used to forward results of instructions
92 // are defined or read. Bypasses are optional "pipeline forwarding pathes", if
/external/chromium/chrome/browser/ui/cocoa/
Drwhvm_editcommand_helper.mm120 // pipeline to WebCore.
135 // Forward the edit command string down the pipeline.
/external/llvm/utils/lit/lit/
DTestRunner.py342 for pipeline in cmds:
343 if pipeline.commands:
346 cmd = pipeline.commands[0]
/external/llvm/lib/Target/CellSPU/
DSPUSchedule.td11 // Even pipeline:

123