Home
last modified time | relevance | path

Searched defs:Op (Results 1 – 25 of 205) sorted by relevance

123456789

/external/llvm/lib/CodeGen/SelectionDAG/
DLegalizeTypes.h189 SDValue GetPromotedInteger(SDValue Op) { in GetPromotedInteger()
199 SDValue SExtPromotedInteger(SDValue Op) { in SExtPromotedInteger()
209 SDValue ZExtPromotedInteger(SDValue Op) { in ZExtPromotedInteger()
375 SDValue GetSoftenedFloat(SDValue Op) { in GetSoftenedFloat()
502 SDValue GetScalarizedVector(SDValue Op) { in GetScalarizedVector()
601 SDValue GetWidenedVector(SDValue Op) { in GetWidenedVector()
692 void GetSplitOp(SDValue Op, SDValue &Lo, SDValue &Hi) { in GetSplitOp()
725 void GetExpandedOp(SDValue Op, SDValue &Lo, SDValue &Hi) { in GetExpandedOp()
DLegalizeVectorOps.cpp110 SDValue VectorLegalizer::TranslateLegalizeResults(SDValue Op, SDValue Result) { in TranslateLegalizeResults()
117 SDValue VectorLegalizer::LegalizeOp(SDValue Op) { in LegalizeOp()
290 SDValue VectorLegalizer::PromoteVectorOp(SDValue Op) { in PromoteVectorOp()
313 SDValue VectorLegalizer::PromoteVectorOpINT_TO_FP(SDValue Op) { in PromoteVectorOpINT_TO_FP()
352 SDValue VectorLegalizer::ExpandLoad(SDValue Op) { in ExpandLoad()
391 SDValue VectorLegalizer::ExpandStore(SDValue Op) { in ExpandStore()
442 SDValue VectorLegalizer::ExpandSELECT(SDValue Op) { in ExpandSELECT()
502 SDValue VectorLegalizer::ExpandVSELECT(SDValue Op) { in ExpandVSELECT()
544 SDValue VectorLegalizer::ExpandUINT_TO_FLOAT(SDValue Op) { in ExpandUINT_TO_FLOAT()
584 SDValue VectorLegalizer::ExpandFNEG(SDValue Op) { in ExpandFNEG()
[all …]
DLegalizeTypes.cpp472 SDValue Op = OrigOp; in AnalyzeNewNode() local
729 void DAGTypeLegalizer::SetPromotedInteger(SDValue Op, SDValue Result) { in SetPromotedInteger()
740 void DAGTypeLegalizer::SetSoftenedFloat(SDValue Op, SDValue Result) { in SetSoftenedFloat()
751 void DAGTypeLegalizer::SetScalarizedVector(SDValue Op, SDValue Result) { in SetScalarizedVector()
765 void DAGTypeLegalizer::GetExpandedInteger(SDValue Op, SDValue &Lo, in GetExpandedInteger()
775 void DAGTypeLegalizer::SetExpandedInteger(SDValue Op, SDValue Lo, in SetExpandedInteger()
792 void DAGTypeLegalizer::GetExpandedFloat(SDValue Op, SDValue &Lo, in GetExpandedFloat()
802 void DAGTypeLegalizer::SetExpandedFloat(SDValue Op, SDValue Lo, in SetExpandedFloat()
819 void DAGTypeLegalizer::GetSplitVector(SDValue Op, SDValue &Lo, in GetSplitVector()
829 void DAGTypeLegalizer::SetSplitVector(SDValue Op, SDValue Lo, in SetSplitVector()
[all …]
DLegalizeFloatTypes.cpp113 SDValue Op = DisintegrateMERGE_VALUES(N, ResNo); in SoftenFloatRes_MERGE_VALUES() local
147 SDValue Op = GetSoftenedFloat(N->getOperand(0)); in SoftenFloatRes_FABS() local
165 SDValue Op = GetSoftenedFloat(N->getOperand(0)); in SoftenFloatRes_FCEIL() local
218 SDValue Op = GetSoftenedFloat(N->getOperand(0)); in SoftenFloatRes_FCOS() local
241 SDValue Op = GetSoftenedFloat(N->getOperand(0)); in SoftenFloatRes_FEXP() local
252 SDValue Op = GetSoftenedFloat(N->getOperand(0)); in SoftenFloatRes_FEXP2() local
263 SDValue Op = GetSoftenedFloat(N->getOperand(0)); in SoftenFloatRes_FFLOOR() local
274 SDValue Op = GetSoftenedFloat(N->getOperand(0)); in SoftenFloatRes_FLOG() local
285 SDValue Op = GetSoftenedFloat(N->getOperand(0)); in SoftenFloatRes_FLOG2() local
296 SDValue Op = GetSoftenedFloat(N->getOperand(0)); in SoftenFloatRes_FLOG10() local
[all …]
DInstrEmitter.cpp89 SDValue Op(Node, ResNo); in EmitCopyFromReg() local
124 SDValue Op = User->getOperand(i); in EmitCopyFromReg() local
180 SDValue Op(Node, ResNo); in EmitCopyFromReg() local
255 SDValue Op(Node, i); in CreateVirtualRegisters() local
266 unsigned InstrEmitter::getVR(SDValue Op, in getVR()
293 InstrEmitter::AddRegisterOperand(MachineInstr *MI, SDValue Op, in AddRegisterOperand()
358 void InstrEmitter::AddOperand(MachineInstr *MI, SDValue Op, in AddOperand()
563 SDValue Op(Node, 0); in EmitSubregNode() local
586 SDValue Op(Node, 0); in EmitCopyToRegClassNode() local
607 SDValue Op = Node->getOperand(i); in EmitRegSequence() local
[all …]
/external/llvm/lib/Target/X86/InstPrinter/
DX86ATTInstPrinter.cpp53 void X86ATTInstPrinter::printSSECC(const MCInst *MI, unsigned Op, in printSSECC()
98 const MCOperand &Op = MI->getOperand(OpNo); in print_pcrel_imm() local
120 const MCOperand &Op = MI->getOperand(OpNo); in printOperand() local
136 void X86ATTInstPrinter::printMemReference(const MCInst *MI, unsigned Op, in printMemReference()
DX86IntelInstPrinter.cpp45 void X86IntelInstPrinter::printSSECC(const MCInst *MI, unsigned Op, in printSSECC()
89 const MCOperand &Op = MI->getOperand(OpNo); in print_pcrel_imm() local
116 const MCOperand &Op = MI->getOperand(OpNo); in printOperand() local
127 void X86IntelInstPrinter::printMemReference(const MCInst *MI, unsigned Op, in printMemReference()
/external/llvm/include/llvm/MC/
DMCInst.h112 MCOperand Op; in CreateReg() local
118 MCOperand Op; in CreateImm() local
124 MCOperand Op; in CreateFPImm() local
130 MCOperand Op; in CreateExpr() local
136 MCOperand Op; in CreateInst() local
DMCWin64EH.h36 MCWin64EHInstruction(OpType Op, MCSymbol *L, unsigned Reg) in MCWin64EHInstruction()
43 MCWin64EHInstruction(OpType Op, MCSymbol *L, unsigned Reg, unsigned Off) in MCWin64EHInstruction()
51 MCWin64EHInstruction(OpType Op, MCSymbol *L, bool Code) in MCWin64EHInstruction()
/external/llvm/lib/Target/MSP430/InstPrinter/
DMSP430InstPrinter.cpp36 const MCOperand &Op = MI->getOperand(OpNo); in printPCRelImmOperand() local
48 const MCOperand &Op = MI->getOperand(OpNo); in printOperand() local
/external/llvm/lib/Target/ARM/InstPrinter/
DARMInstPrinter.cpp224 const MCOperand &Op = MI->getOperand(OpNo); in printOperand() local
301 void ARMInstPrinter::printAM2PreOrOffsetIndexOp(const MCInst *MI, unsigned Op, in printAM2PreOrOffsetIndexOp()
329 void ARMInstPrinter::printAM2PostIndexOp(const MCInst *MI, unsigned Op, in printAM2PostIndexOp()
354 void ARMInstPrinter::printAddrModeTBB(const MCInst *MI, unsigned Op, in printAddrModeTBB()
362 void ARMInstPrinter::printAddrModeTBH(const MCInst *MI, unsigned Op, in printAddrModeTBH()
370 void ARMInstPrinter::printAddrMode2Operand(const MCInst *MI, unsigned Op, in printAddrMode2Operand()
416 void ARMInstPrinter::printAM3PostIndexOp(const MCInst *MI, unsigned Op, in printAM3PostIndexOp()
436 void ARMInstPrinter::printAM3PreOrOffsetIndexOp(const MCInst *MI, unsigned Op, in printAM3PreOrOffsetIndexOp()
461 void ARMInstPrinter::printAddrMode3Operand(const MCInst *MI, unsigned Op, in printAddrMode3Operand()
542 unsigned Op = ARM_AM::getAM5Op(MO2.getImm()); in printAddrMode5Operand() local
[all …]
/external/llvm/lib/Target/MSP430/
DMSP430ISelLowering.cpp180 SDValue MSP430TargetLowering::LowerOperation(SDValue Op, in LowerOperation()
590 SDValue MSP430TargetLowering::LowerShifts(SDValue Op, in LowerShifts()
633 SDValue MSP430TargetLowering::LowerGlobalAddress(SDValue Op, in LowerGlobalAddress()
645 SDValue MSP430TargetLowering::LowerExternalSymbol(SDValue Op, in LowerExternalSymbol()
654 SDValue MSP430TargetLowering::LowerBlockAddress(SDValue Op, in LowerBlockAddress()
746 SDValue MSP430TargetLowering::LowerBR_CC(SDValue Op, SelectionDAG &DAG) const { in LowerBR_CC()
761 SDValue MSP430TargetLowering::LowerSETCC(SDValue Op, SelectionDAG &DAG) const { in LowerSETCC()
841 SDValue MSP430TargetLowering::LowerSELECT_CC(SDValue Op, in LowerSELECT_CC()
863 SDValue MSP430TargetLowering::LowerSIGN_EXTEND(SDValue Op, in LowerSIGN_EXTEND()
893 SDValue MSP430TargetLowering::LowerRETURNADDR(SDValue Op, in LowerRETURNADDR()
[all …]
/external/llvm/lib/Target/CellSPU/
DSPUISelLowering.cpp56 ExpandLibCall(RTLIB::Libcall LC, SDValue Op, SelectionDAG &DAG, in ExpandLibCall()
560 LowerLOAD(SDValue Op, SelectionDAG &DAG, const SPUSubtarget *ST) { in LowerLOAD()
769 LowerSTORE(SDValue Op, SelectionDAG &DAG, const SPUSubtarget *ST) { in LowerSTORE()
1011 LowerConstantPool(SDValue Op, SelectionDAG &DAG, const SPUSubtarget *ST) { in LowerConstantPool()
1038 SPU::LowerConstantPool(SDValue Op, SelectionDAG &DAG, const SPUTargetMachine &TM) { in LowerConstantPool()
1043 LowerJumpTable(SDValue Op, SelectionDAG &DAG, const SPUSubtarget *ST) { in LowerJumpTable()
1067 LowerGlobalAddress(SDValue Op, SelectionDAG &DAG, const SPUSubtarget *ST) { in LowerGlobalAddress()
1095 LowerConstantFP(SDValue Op, SelectionDAG &DAG) { in LowerConstantFP()
1255 static SDNode *isLSAAddress(SDValue Op, SelectionDAG &DAG) { in isLSAAddress()
1658 LowerBUILD_VECTOR(SDValue Op, SelectionDAG &DAG) { in LowerBUILD_VECTOR()
[all …]
/external/llvm/lib/Target/MBlaze/AsmParser/
DMBlazeAsmParser.cpp226 MBlazeOperand *Op = new MBlazeOperand(Token); in CreateToken() local
235 MBlazeOperand *Op = new MBlazeOperand(Register); in CreateReg() local
243 MBlazeOperand *Op = new MBlazeOperand(Immediate); in CreateImm() local
251 MBlazeOperand *Op = new MBlazeOperand(Fsl); in CreateFslImm() local
260 MBlazeOperand *Op = new MBlazeOperand(Memory); in CreateMem() local
271 MBlazeOperand *Op = new MBlazeOperand(Memory); in CreateMem() local
377 MBlazeOperand *Op; in ParseMemory() local
460 MBlazeOperand *Op; in ParseOperand() local
/external/llvm/lib/Target/XCore/
DXCoreISelLowering.cpp167 LowerOperation(SDValue Op, SelectionDAG &DAG) const { in LowerOperation()
213 LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const in LowerSELECT_CC()
245 LowerGlobalAddress(SDValue Op, SelectionDAG &DAG) const in LowerGlobalAddress()
263 LowerGlobalTLSAddress(SDValue Op, SelectionDAG &DAG) const in LowerGlobalTLSAddress()
296 LowerBlockAddress(SDValue Op, SelectionDAG &DAG) const in LowerBlockAddress()
307 LowerConstantPool(SDValue Op, SelectionDAG &DAG) const in LowerConstantPool()
329 LowerBR_JT(SDValue Op, SelectionDAG &DAG) const in LowerBR_JT()
400 LowerLOAD(SDValue Op, SelectionDAG &DAG) const { in LowerLOAD()
502 LowerSTORE(SDValue Op, SelectionDAG &DAG) const in LowerSTORE()
562 LowerSMUL_LOHI(SDValue Op, SelectionDAG &DAG) const in LowerSMUL_LOHI()
[all …]
/external/llvm/lib/Target/Sparc/
DSparcISelLowering.cpp839 void SparcTargetLowering::computeMaskedBitsForTargetNode(const SDValue Op, in computeMaskedBitsForTargetNode()
885 SDValue SparcTargetLowering::LowerGlobalAddress(SDValue Op, in LowerGlobalAddress()
906 SDValue SparcTargetLowering::LowerConstantPool(SDValue Op, in LowerConstantPool()
927 static SDValue LowerFP_TO_SINT(SDValue Op, SelectionDAG &DAG) { in LowerFP_TO_SINT()
935 static SDValue LowerSINT_TO_FP(SDValue Op, SelectionDAG &DAG) { in LowerSINT_TO_FP()
943 static SDValue LowerBR_CC(SDValue Op, SelectionDAG &DAG) { in LowerBR_CC()
975 static SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) { in LowerSELECT_CC()
1006 static SDValue LowerVASTART(SDValue Op, SelectionDAG &DAG, in LowerVASTART()
1024 static SDValue LowerVAARG(SDValue Op, SelectionDAG &DAG) { in LowerVAARG()
1058 static SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &DAG) { in LowerDYNAMIC_STACKALLOC()
[all …]
/external/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp265 HexagonTargetLowering::LowerINTRINSIC_WO_CHAIN(SDValue Op, SelectionDAG &DAG) in LowerINTRINSIC_WO_CHAIN()
629 bool HexagonTargetLowering::getPostIndexedAddressParts(SDNode *N, SDNode *Op, in getPostIndexedAddressParts()
664 SDValue HexagonTargetLowering::LowerINLINEASM(SDValue Op, in LowerINLINEASM()
719 LowerBR_JT(SDValue Op, SelectionDAG &DAG) const in LowerBR_JT()
756 HexagonTargetLowering::LowerDYNAMIC_STACKALLOC(SDValue Op, in LowerDYNAMIC_STACKALLOC()
912 HexagonTargetLowering::LowerVASTART(SDValue Op, SelectionDAG &DAG) const { in LowerVASTART()
925 HexagonTargetLowering::LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const { in LowerSELECT_CC()
940 HexagonTargetLowering::LowerConstantPool(SDValue Op, SelectionDAG &DAG) const { in LowerConstantPool()
956 HexagonTargetLowering::LowerRETURNADDR(SDValue Op, SelectionDAG &DAG) const { in LowerRETURNADDR()
979 HexagonTargetLowering::LowerFRAMEADDR(SDValue Op, SelectionDAG &DAG) const { in LowerFRAMEADDR()
[all …]
/external/eigen/unsupported/Eigen/src/Skyline/
DSkylineUtil.h27 #define EIGEN_SKYLINE_INHERIT_ASSIGNMENT_OPERATOR(Derived, Op) \ argument
38 #define EIGEN_SKYLINE_INHERIT_SCALAR_ASSIGNMENT_OPERATOR(Derived, Op) \ argument
/external/eigen/Eigen/src/SparseCore/
DSparseUtil.h21 #define EIGEN_SPARSE_INHERIT_ASSIGNMENT_OPERATOR(Derived, Op) \ argument
32 #define EIGEN_SPARSE_INHERIT_SCALAR_ASSIGNMENT_OPERATOR(Derived, Op) \ argument
/external/llvm/include/llvm/
DUser.h81 template <int Idx> Use &Op() { in Op() function
84 template <int Idx> const Use &Op() const { in Op() function
/external/llvm/lib/Transforms/Utils/
DValueMapper.cpp72 Value *Op = MD->getOperand(i); in MapValue() local
108 Value *Op = C->getOperand(OpNo); in MapValue() local
/external/llvm/lib/Target/X86/MCTargetDesc/
DX86AsmBackend.cpp124 static unsigned getRelaxedOpcodeBranch(unsigned Op) { in getRelaxedOpcodeBranch()
149 static unsigned getRelaxedOpcodeArith(unsigned Op) { in getRelaxedOpcodeArith()
218 static unsigned getRelaxedOpcode(unsigned Op) { in getRelaxedOpcode()
242 const MCOperand &Op = Inst.getOperand(i); in mayNeedRelaxation() local
/external/llvm/lib/Target/ARM/MCTargetDesc/
DARMMCCodeEmitter.cpp232 unsigned getCCOutOpValue(const MCInst &MI, unsigned Op, in getCCOutOpValue()
240 unsigned getSOImmOpValue(const MCInst &MI, unsigned Op, in getSOImmOpValue()
256 unsigned getT2SOImmOpValue(const MCInst &MI, unsigned Op, in getT2SOImmOpValue()
281 unsigned getNEONVcvtImm32OpValue(const MCInst &MI, unsigned Op, in getNEONVcvtImm32OpValue()
1339 getBitfieldInvertedMaskOpValue(const MCInst &MI, unsigned Op, in getBitfieldInvertedMaskOpValue()
1352 getRegisterListOpValue(const MCInst &MI, unsigned Op, in getRegisterListOpValue()
1388 getAddrMode6AddressOpValue(const MCInst &MI, unsigned Op, in getAddrMode6AddressOpValue()
1411 getAddrMode6OneLane32AddressOpValue(const MCInst &MI, unsigned Op, in getAddrMode6OneLane32AddressOpValue()
1437 getAddrMode6DupAddressOpValue(const MCInst &MI, unsigned Op, in getAddrMode6DupAddressOpValue()
1457 getAddrMode6OffsetOpValue(const MCInst &MI, unsigned Op, in getAddrMode6OffsetOpValue()
[all …]
/external/webkit/Source/WebCore/platform/graphics/android/rendering/
DInspectorCanvas.h54 virtual bool clipPath(const SkPath&, SkRegion::Op) { in clipPath()
/external/llvm/lib/Target/X86/
DX86InstrInfo.h109 inline static bool isLeaMem(const MachineInstr *MI, unsigned Op) { in isLeaMem()
120 inline static bool isMem(const MachineInstr *MI, unsigned Op) { in isMem()

123456789