Home
last modified time | relevance | path

Searched refs:CP0C1_WR (Results 1 – 2 of 2) sorted by relevance

/external/qemu/target-mips/
Dtranslate_init.c33 (1 << CP0C1_WR) | (0 << CP0C1_CA) | (1 << CP0C1_EP) | \
355 (1 << CP0C1_PC) | (1 << CP0C1_WR) | (1 << CP0C1_EP),
376 (1 << CP0C1_PC) | (1 << CP0C1_WR) | (1 << CP0C1_EP),
402 (1 << CP0C1_PC) | (1 << CP0C1_WR) | (1 << CP0C1_EP),
429 (1 << CP0C1_PC) | (1 << CP0C1_WR) | (1 << CP0C1_EP),
Dcpu.h347 #define CP0C1_WR 3 macro