Home
last modified time | relevance | path

Searched refs:CP0SRSC0_SRS1 (Results 1 – 2 of 2) sorted by relevance

/external/qemu/target-mips/
Dtranslate_init.c291 (0x3fe << CP0SRSC0_SRS2) | (0x3fe << CP0SRSC0_SRS1),
Dcpu.h238 #define CP0SRSC0_SRS1 0 macro