Home
last modified time | relevance | path

Searched refs:CP0SRSC3_M (Results 1 – 2 of 2) sorted by relevance

/external/qemu/target-mips/
Dtranslate_init.c299 .CP0_SRSConf3 = (1 << CP0SRSC3_M) | (0x3fe << CP0SRSC3_SRS12) |
Dcpu.h253 #define CP0SRSC3_M 31 macro