Home
last modified time | relevance | path

Searched refs:FCR0_REV (Results 1 – 2 of 2) sorted by relevance

/external/qemu/target-mips/
Dtranslate_init.c50 #define MIPS_FCR0 ((0 << FCR0_S) | (0x1 << FCR0_PRID) | (0x10 << FCR0_REV))
323 .CP1_fcr0 = (0x5 << FCR0_PRID) | (0x0 << FCR0_REV),
341 .CP1_fcr0 = (0x54 << FCR0_PRID) | (0x0 << FCR0_REV),
386 (0x81 << FCR0_PRID) | (0x0 << FCR0_REV),
413 (0x82 << FCR0_PRID) | (0x0 << FCR0_REV),
439 (1 << FCR0_S) | (0x00 << FCR0_PRID) | (0x0 << FCR0_REV),
Dcpu.h85 #define FCR0_REV 0 macro