Home
last modified time | relevance | path

Searched refs:FalseBB (Results 1 – 6 of 6) sorted by relevance

/external/llvm/lib/CodeGen/
DIfConversion.cpp118 MachineBasicBlock *FalseBB; member
125 ExtraCost(0), ExtraCost2(0), BB(0), TrueBB(0), FalseBB(0) {} in BBInfo()
334 ? BBI.FalseBB->getNumber() in INITIALIZE_PASS_DEPENDENCY()
361 << BBI.FalseBB->getNumber() << ") "); in INITIALIZE_PASS_DEPENDENCY()
379 << BBI.FalseBB->getNumber() << ") "); in INITIALIZE_PASS_DEPENDENCY()
440 TII->InsertBranch(*BBI.BB, BBI.FalseBB, BBI.TrueBB, BBI.BrCond, dl); in ReverseBranchCondition()
441 std::swap(BBI.TrueBB, BBI.FalseBB); in ReverseBranchCondition()
505 ? TrueBBI.TrueBB : TrueBBI.FalseBB; in ValidTriangle()
516 MachineBasicBlock *TExit = FalseBranch ? TrueBBI.FalseBB : TrueBBI.TrueBB; in ValidTriangle()
550 if (TrueBBI.FalseBB || FalseBBI.FalseBB || in ValidDiamond()
[all …]
/external/llvm/lib/Transforms/Utils/
DSimplifyCFG.cpp2262 BasicBlock *TrueBB, BasicBlock *FalseBB){ in SimplifyTerminatorOnSelect() argument
2268 BasicBlock *KeepEdge2 = TrueBB != FalseBB ? FalseBB : 0; in SimplifyTerminatorOnSelect()
2287 if (TrueBB == FalseBB) in SimplifyTerminatorOnSelect()
2294 Builder.CreateCondBr(Cond, TrueBB, FalseBB); in SimplifyTerminatorOnSelect()
2295 } else if (KeepEdge1 && (KeepEdge2 || TrueBB == FalseBB)) { in SimplifyTerminatorOnSelect()
2308 Builder.CreateBr(FalseBB); in SimplifyTerminatorOnSelect()
2329 BasicBlock *FalseBB = SI->findCaseValue(FalseVal).getCaseSuccessor(); in SimplifySwitchOnSelect() local
2332 return SimplifyTerminatorOnSelect(SI, Condition, TrueBB, FalseBB); in SimplifySwitchOnSelect()
2349 BasicBlock *FalseBB = FBA->getBasicBlock(); in SimplifyIndirectBrOnSelect() local
2352 return SimplifyTerminatorOnSelect(IBI, SI->getCondition(), TrueBB, FalseBB); in SimplifyIndirectBrOnSelect()
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGBuilder.h203 TrueBB(truebb), FalseBB(falsebb), ThisBB(me), in CC()
215 MachineBasicBlock *TrueBB, *FalseBB; member
DSelectionDAGBuilder.cpp1466 if (Cases[0].CC == ISD::SETNE && Cases[0].FalseBB == Cases[1].ThisBB) in ShouldEmitAsBranches()
1608 if (CB.TrueBB != CB.FalseBB) in visitSwitchCase()
1609 addSuccessorWithWeight(SwitchBB, CB.FalseBB, CB.FalseWeight); in visitSwitchCase()
1621 std::swap(CB.TrueBB, CB.FalseBB); in visitSwitchCase()
1634 DAG.getBasicBlock(CB.FalseBB)); in visitSwitchCase()
2272 MachineBasicBlock *FalseBB = 0, *TrueBB = 0; in handleBTSplitSwitchCase() local
2301 FalseBB = RHSR.first->BB; in handleBTSplitSwitchCase()
2303 FalseBB = CurMF->CreateMachineBasicBlock(LLVMBB); in handleBTSplitSwitchCase()
2304 CurMF->insert(BBI, FalseBB); in handleBTSplitSwitchCase()
2305 WorkList.push_back(CaseRec(FalseBB,CR.LT,C,RHSR)); in handleBTSplitSwitchCase()
[all …]
DSelectionDAGISel.cpp1353 if (SDB->SwitchCases[i].TrueBB != SDB->SwitchCases[i].FalseBB) in FinishBasicBlock()
1354 Succs.push_back(SDB->SwitchCases[i].FalseBB); in FinishBasicBlock()
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp9278 SDValue FalseBB = User->getOperand(1); in LowerBRCOND() local
9283 Dest = FalseBB; in LowerBRCOND()
9319 SDValue FalseBB = User->getOperand(1); in LowerBRCOND() local
9324 Dest = FalseBB; in LowerBRCOND()
9350 SDValue FalseBB = User->getOperand(1); in LowerBRCOND() local
9365 Dest = FalseBB; in LowerBRCOND()