/external/llvm/include/llvm/Target/ |
D | TargetOpcodes.h | 27 INLINEASM = 1, enumerator
|
D | Target.td | 664 def INLINEASM : Instruction {
|
/external/llvm/test/CodeGen/PowerPC/ |
D | 2009-07-16-InlineAsm-M-Operand.ll | 11 ; INLINEASM <es:fake $0>, 10, %R2, 20, -4, %R1
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | ResourcePriorityQueue.cpp | 91 case ISD::INLINEASM: break; in numberRCValPredInSU() 128 case ISD::INLINEASM: break; in numberRCValSuccInSU() 463 case ISD::INLINEASM: in SUSchedulingCost() 567 case ISD::INLINEASM: in initNumRegDefsLeft()
|
D | InstrEmitter.cpp | 887 case ISD::INLINEASM: { in EmitSpecialNode() 894 TII->get(TargetOpcode::INLINEASM)); in EmitSpecialNode()
|
D | SelectionDAGDumper.cpp | 133 case ISD::INLINEASM: return "inlineasm"; in getOperationName()
|
D | ScheduleDAGFast.cpp | 475 if (Node->getOpcode() == ISD::INLINEASM) { in DelayForLiveRegsBottomUp()
|
D | SelectionDAGISel.cpp | 1670 SDValue New = CurDAG->getNode(ISD::INLINEASM, N->getDebugLoc(), in Select_INLINEASM() 1807 UserOpcode == ISD::INLINEASM || in WalkChainUsers() 2235 case ISD::INLINEASM: return Select_INLINEASM(NodeToMatch); in SelectCodeCommon()
|
D | ScheduleDAGRRList.cpp | 667 case ISD::INLINEASM: in EmitNode() 1249 if (Node->getOpcode() == ISD::INLINEASM) { in DelayForLiveRegsBottomUp()
|
D | FastISel.cpp | 559 TII.get(TargetOpcode::INLINEASM)) in SelectCall()
|
/external/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 516 INLINEASM, enumerator
|
D | MachineInstr.h | 612 bool isInlineAsm() const { return getOpcode() == TargetOpcode::INLINEASM; }
|
/external/llvm/lib/Target/Mips/ |
D | MipsInstrInfo.cpp | 258 case TargetOpcode::INLINEASM: { // Inline Asm: Variable size. in GetInstSizeInBytes()
|
/external/llvm/lib/Target/MSP430/ |
D | MSP430InstrInfo.cpp | 305 case TargetOpcode::INLINEASM: { in GetInstSizeInBytes()
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonMachineScheduler.cpp | 241 case TargetOpcode::INLINEASM: in isResourceAvailable() 289 case TargetOpcode::INLINEASM: in reserveResources()
|
D | HexagonISelLowering.cpp | 671 case ISD::INLINEASM: { in LowerINLINEASM() 1415 setOperationAction(ISD::INLINEASM , MVT::Other, Custom); in HexagonTargetLowering() 1486 case ISD::INLINEASM: return LowerINLINEASM(Op, DAG); in LowerOperation()
|
/external/llvm/lib/Target/ARM/ |
D | Thumb2InstrInfo.cpp | 397 if (Opcode == ARM::INLINEASM) in rewriteT2FrameIndex()
|
D | ARMBaseInstrInfo.cpp | 556 if (MI->getOpcode() == ARM::INLINEASM) in GetInstSizeInBytes() 1772 if (Opcode == ARM::INLINEASM) in rewriteARMFrameIndex()
|
D | ARMCodeEmitter.cpp | 937 case TargetOpcode::INLINEASM: { in emitPseudoInstruction()
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCRegisterInfo.cpp | 610 if (OpC != TargetOpcode::INLINEASM) { in eliminateFrameIndex()
|
D | PPCInstrInfo.cpp | 773 case PPC::INLINEASM: { // Inline Asm: Variable size. in GetInstSizeInBytes()
|
/external/llvm/lib/Target/X86/ |
D | X86CodeEmitter.cpp | 1172 case TargetOpcode::INLINEASM: in emitInstruction()
|
D | X86FloatingPoint.cpp | 1437 case TargetOpcode::INLINEASM: { in handleSpecialFP()
|
/external/llvm/lib/Target/NVPTX/ |
D | NVPTXISelLowering.cpp | 693 Chain = DAG.getNode(ISD::INLINEASM, dl, InlineAsmVTs, InlineAsmOps, 5); in LowerCall()
|
/external/llvm/lib/CodeGen/AsmPrinter/ |
D | AsmPrinter.cpp | 698 case TargetOpcode::INLINEASM: in EmitFunctionBody()
|