Home
last modified time | relevance | path

Searched refs:INLINEASM (Results 1 – 25 of 28) sorted by relevance

12

/external/llvm/include/llvm/Target/
DTargetOpcodes.h27 INLINEASM = 1, enumerator
DTarget.td664 def INLINEASM : Instruction {
/external/llvm/test/CodeGen/PowerPC/
D2009-07-16-InlineAsm-M-Operand.ll11 ; INLINEASM <es:fake $0>, 10, %R2, 20, -4, %R1
/external/llvm/lib/CodeGen/SelectionDAG/
DResourcePriorityQueue.cpp91 case ISD::INLINEASM: break; in numberRCValPredInSU()
128 case ISD::INLINEASM: break; in numberRCValSuccInSU()
463 case ISD::INLINEASM: in SUSchedulingCost()
567 case ISD::INLINEASM: in initNumRegDefsLeft()
DInstrEmitter.cpp887 case ISD::INLINEASM: { in EmitSpecialNode()
894 TII->get(TargetOpcode::INLINEASM)); in EmitSpecialNode()
DSelectionDAGDumper.cpp133 case ISD::INLINEASM: return "inlineasm"; in getOperationName()
DScheduleDAGFast.cpp475 if (Node->getOpcode() == ISD::INLINEASM) { in DelayForLiveRegsBottomUp()
DSelectionDAGISel.cpp1670 SDValue New = CurDAG->getNode(ISD::INLINEASM, N->getDebugLoc(), in Select_INLINEASM()
1807 UserOpcode == ISD::INLINEASM || in WalkChainUsers()
2235 case ISD::INLINEASM: return Select_INLINEASM(NodeToMatch); in SelectCodeCommon()
DScheduleDAGRRList.cpp667 case ISD::INLINEASM: in EmitNode()
1249 if (Node->getOpcode() == ISD::INLINEASM) { in DelayForLiveRegsBottomUp()
DFastISel.cpp559 TII.get(TargetOpcode::INLINEASM)) in SelectCall()
/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h516 INLINEASM, enumerator
DMachineInstr.h612 bool isInlineAsm() const { return getOpcode() == TargetOpcode::INLINEASM; }
/external/llvm/lib/Target/Mips/
DMipsInstrInfo.cpp258 case TargetOpcode::INLINEASM: { // Inline Asm: Variable size. in GetInstSizeInBytes()
/external/llvm/lib/Target/MSP430/
DMSP430InstrInfo.cpp305 case TargetOpcode::INLINEASM: { in GetInstSizeInBytes()
/external/llvm/lib/Target/Hexagon/
DHexagonMachineScheduler.cpp241 case TargetOpcode::INLINEASM: in isResourceAvailable()
289 case TargetOpcode::INLINEASM: in reserveResources()
DHexagonISelLowering.cpp671 case ISD::INLINEASM: { in LowerINLINEASM()
1415 setOperationAction(ISD::INLINEASM , MVT::Other, Custom); in HexagonTargetLowering()
1486 case ISD::INLINEASM: return LowerINLINEASM(Op, DAG); in LowerOperation()
/external/llvm/lib/Target/ARM/
DThumb2InstrInfo.cpp397 if (Opcode == ARM::INLINEASM) in rewriteT2FrameIndex()
DARMBaseInstrInfo.cpp556 if (MI->getOpcode() == ARM::INLINEASM) in GetInstSizeInBytes()
1772 if (Opcode == ARM::INLINEASM) in rewriteARMFrameIndex()
DARMCodeEmitter.cpp937 case TargetOpcode::INLINEASM: { in emitPseudoInstruction()
/external/llvm/lib/Target/PowerPC/
DPPCRegisterInfo.cpp610 if (OpC != TargetOpcode::INLINEASM) { in eliminateFrameIndex()
DPPCInstrInfo.cpp773 case PPC::INLINEASM: { // Inline Asm: Variable size. in GetInstSizeInBytes()
/external/llvm/lib/Target/X86/
DX86CodeEmitter.cpp1172 case TargetOpcode::INLINEASM: in emitInstruction()
DX86FloatingPoint.cpp1437 case TargetOpcode::INLINEASM: { in handleSpecialFP()
/external/llvm/lib/Target/NVPTX/
DNVPTXISelLowering.cpp693 Chain = DAG.getNode(ISD::INLINEASM, dl, InlineAsmVTs, InlineAsmOps, 5); in LowerCall()
/external/llvm/lib/CodeGen/AsmPrinter/
DAsmPrinter.cpp698 case TargetOpcode::INLINEASM: in EmitFunctionBody()

12