Home
last modified time | relevance | path

Searched refs:LoadedVT (Results 1 – 6 of 6) sorted by relevance

/external/llvm/lib/Target/Hexagon/
DHexagonISelDAGToDAG.cpp307 EVT LoadedVT = LD->getMemoryVT(); in SelectBaseOffsetLoad() local
309 if (Offset != 0 && OffsetFitsS11(LoadedVT, Offset)) { in SelectBaseOffsetLoad()
319 if (LoadedVT == MVT::i64) Opcode = Hexagon::LDrid_indexed; in SelectBaseOffsetLoad()
320 else if (LoadedVT == MVT::i32) Opcode = Hexagon::LDriw_indexed; in SelectBaseOffsetLoad()
321 else if (LoadedVT == MVT::i16) Opcode = Hexagon::LDrih_indexed; in SelectBaseOffsetLoad()
322 else if (LoadedVT == MVT::i8) Opcode = Hexagon::LDrib_indexed; in SelectBaseOffsetLoad()
350 EVT LoadedVT = LD->getMemoryVT(); in SelectIndexedLoadSignExtend64() local
360 if (TII->isValidAutoIncImm(LoadedVT, Val)) { in SelectIndexedLoadSignExtend64()
414 EVT LoadedVT = LD->getMemoryVT(); in SelectIndexedLoadZeroExtend64() local
424 if (TII->isValidAutoIncImm(LoadedVT, Val)) { in SelectIndexedLoadZeroExtend64()
[all …]
/external/llvm/lib/Target/PowerPC/
DPPCISelDAGToDAG.cpp895 EVT LoadedVT = LD->getMemoryVT(); in Select() local
909 assert((!isSExt || LoadedVT == MVT::i16) && "Invalid sext update load"); in Select()
910 switch (LoadedVT.getSimpleVT().SimpleTy) { in Select()
921 assert((!isSExt || LoadedVT == MVT::i16) && "Invalid sext update load"); in Select()
922 switch (LoadedVT.getSimpleVT().SimpleTy) { in Select()
943 assert((!isSExt || LoadedVT == MVT::i16) && "Invalid sext update load"); in Select()
944 switch (LoadedVT.getSimpleVT().SimpleTy) { in Select()
955 assert((!isSExt || LoadedVT == MVT::i16 || LoadedVT == MVT::i32) && in Select()
957 switch (LoadedVT.getSimpleVT().SimpleTy) { in Select()
/external/llvm/lib/Target/NVPTX/
DNVPTXISelDAGToDAG.cpp151 EVT LoadedVT = LD->getMemoryVT(); in SelectLoad() local
158 if (!LoadedVT.isSimple()) in SelectLoad()
173 MVT SimpleVT = LoadedVT.getSimpleVT(); in SelectLoad()
/external/llvm/lib/Target/ARM/
DARMISelDAGToDAG.cpp1328 EVT LoadedVT = LD->getMemoryVT(); in SelectARMIndexedLoad() local
1333 if (LoadedVT == MVT::i32 && isPre && in SelectARMIndexedLoad()
1337 } else if (LoadedVT == MVT::i32 && !isPre && in SelectARMIndexedLoad()
1341 } else if (LoadedVT == MVT::i32 && in SelectARMIndexedLoad()
1346 } else if (LoadedVT == MVT::i16 && in SelectARMIndexedLoad()
1352 } else if (LoadedVT == MVT::i8 || LoadedVT == MVT::i1) { in SelectARMIndexedLoad()
1401 EVT LoadedVT = LD->getMemoryVT(); in SelectT2IndexedLoad() local
1408 switch (LoadedVT.getSimpleVT().SimpleTy) { in SelectT2IndexedLoad()
/external/llvm/lib/CodeGen/SelectionDAG/
DLegalizeDAG.cpp427 EVT LoadedVT = LD->getMemoryVT(); in ExpandUnalignedLoad() local
430 EVT intVT = EVT::getIntegerVT(*DAG.getContext(), LoadedVT.getSizeInBits()); in ExpandUnalignedLoad()
431 if (TLI.isTypeLegal(intVT) && TLI.isTypeLegal(LoadedVT)) { in ExpandUnalignedLoad()
438 SDValue Result = DAG.getNode(ISD::BITCAST, dl, LoadedVT, newLoad); in ExpandUnalignedLoad()
439 if (LoadedVT != VT) in ExpandUnalignedLoad()
451 unsigned LoadedBytes = LoadedVT.getSizeInBits() / 8; in ExpandUnalignedLoad()
456 SDValue StackBase = DAG.CreateStackTemporary(LoadedVT, RegVT); in ExpandUnalignedLoad()
502 MachinePointerInfo(), LoadedVT, false, false, 0); in ExpandUnalignedLoad()
509 assert(LoadedVT.isInteger() && !LoadedVT.isVector() && in ExpandUnalignedLoad()
514 unsigned NumBits = LoadedVT.getSizeInBits(); in ExpandUnalignedLoad()
DDAGCombiner.cpp2679 EVT LoadedVT = LN0->getMemoryVT(); in visitAND() local
2681 if (ExtVT == LoadedVT && in visitAND()
2699 if (!LN0->isVolatile() && LoadedVT.bitsGT(ExtVT) && ExtVT.isRound() && in visitAND()
2710 unsigned LVTStoreBytes = LoadedVT.getStoreSize(); in visitAND()