| /external/webkit/Source/JavaScriptCore/assembler/ |
| D | MacroAssemblerARM.cpp | 79 m_assembler.add_r(ARMRegisters::S0, address.base, op2); in load32WithUnalignedHalfWords()
80 m_assembler.ldrh_u(dest, ARMRegisters::S0, ARMAssembler::getOp2Byte(address.offset)); in load32WithUnalignedHalfWords()
81 …m_assembler.ldrh_u(ARMRegisters::S0, ARMRegisters::S0, ARMAssembler::getOp2Byte(address.offset + 0… in load32WithUnalignedHalfWords()
83 m_assembler.add_r(ARMRegisters::S0, address.base, op2); in load32WithUnalignedHalfWords()
84 m_assembler.ldrh_d(dest, ARMRegisters::S0, ARMAssembler::getOp2Byte(-address.offset)); in load32WithUnalignedHalfWords()
85 …m_assembler.ldrh_d(ARMRegisters::S0, ARMRegisters::S0, ARMAssembler::getOp2Byte(-address.offset - … in load32WithUnalignedHalfWords()
87 m_assembler.ldr_un_imm(ARMRegisters::S0, address.offset); in load32WithUnalignedHalfWords()
88 m_assembler.add_r(ARMRegisters::S0, ARMRegisters::S0, op2); in load32WithUnalignedHalfWords()
89 m_assembler.ldrh_r(dest, address.base, ARMRegisters::S0); in load32WithUnalignedHalfWords()
90 m_assembler.add_r(ARMRegisters::S0, ARMRegisters::S0, ARMAssembler::OP2_IMM | 0x2); in load32WithUnalignedHalfWords()
[all …]
|
| D | ARMAssembler.cpp | 272 add_r(ARMRegisters::S0, base, OP2_IMM | (offset >> 12) | (10 << 8)); in dataTransfer32()
273 dtr_u(isLoad, srcDst, ARMRegisters::S0, (offset & 0xfff) | transferFlag); in dataTransfer32()
275 moveImm(offset, ARMRegisters::S0); in dataTransfer32()
276 dtr_ur(isLoad, srcDst, base, ARMRegisters::S0 | transferFlag); in dataTransfer32()
283 sub_r(ARMRegisters::S0, base, OP2_IMM | (offset >> 12) | (10 << 8)); in dataTransfer32()
284 dtr_d(isLoad, srcDst, ARMRegisters::S0, (offset & 0xfff) | transferFlag); in dataTransfer32()
286 moveImm(offset, ARMRegisters::S0); in dataTransfer32()
287 dtr_dr(isLoad, srcDst, base, ARMRegisters::S0 | transferFlag); in dataTransfer32()
300 add_r(ARMRegisters::S0, base, op2); in baseIndexTransfer32()
301 dtr_u(isLoad, srcDst, ARMRegisters::S0, offset); in baseIndexTransfer32()
[all …]
|
| D | MacroAssemblerARM.h | 98 m_assembler.adds_r(dest, dest, m_assembler.getImm(imm.m_value, ARMRegisters::S0)); in add32()
114 ARMWord w = m_assembler.getImm(imm.m_value, ARMRegisters::S0, true); in and32()
125 m_assembler.and_r(ARMRegisters::S0, shift_amount, w); in lshift32()
127 m_assembler.movs_r(dest, m_assembler.lsl_r(dest, ARMRegisters::S0)); in lshift32()
138 move(src, ARMRegisters::S0); in mul32()
139 src = ARMRegisters::S0; in mul32()
146 move(imm, ARMRegisters::S0); in mul32()
147 m_assembler.muls_r(dest, src, ARMRegisters::S0); in mul32()
167 m_assembler.orrs_r(dest, dest, m_assembler.getImm(imm.m_value, ARMRegisters::S0)); in or32()
174 m_assembler.and_r(ARMRegisters::S0, shift_amount, w); in rshift32()
[all …]
|
| /external/clang/test/CodeGen/ |
| D | mips64-padding-arg.c | 6 } S0; typedef
14 extern void foo2(int, int, int, S0, S0, int, S0);
16 void foo1(int a0, S0 a1, S0 a2, int b, S0 a3) { in foo1()
38 extern S0 foo6(int, int, long double);
40 S0 foo5(long double a0) { in foo5()
|
| D | mips-byval-arg.c | 6 } S0; typedef
8 extern void foo2(S0);
13 void foo1(S0 a0) { in foo1()
|
| D | x86_64-arguments.c | 208 struct S0 { char f0[8]; char f2; char f3; char f4; }; argument
209 void f30(struct S0 p_4) { in f30()
|
| /external/llvm/include/llvm/ADT/ |
| D | StringSwitch.h | 85 StringSwitch& Cases(const char (&S0)[N0], const char (&S1)[N1], in Cases()
87 return Case(S0, Value).Case(S1, Value); in Cases()
91 StringSwitch& Cases(const char (&S0)[N0], const char (&S1)[N1], in Cases()
93 return Case(S0, Value).Case(S1, Value).Case(S2, Value); in Cases()
97 StringSwitch& Cases(const char (&S0)[N0], const char (&S1)[N1], in Cases()
100 return Case(S0, Value).Case(S1, Value).Case(S2, Value).Case(S3, Value); in Cases()
104 StringSwitch& Cases(const char (&S0)[N0], const char (&S1)[N1], in Cases()
107 return Case(S0, Value).Case(S1, Value).Case(S2, Value).Case(S3, Value) in Cases()
|
| /external/ganymed-ssh2/src/main/java/ch/ethz/ssh2/crypto/cipher/ |
| D | BlowFish.java | 173 private final int[] S0, S1, S2, S3; // the s-boxes field in BlowFish
182 S0 = new int[SBOX_SK]; in BlowFish()
243 return (((S0[(x >>> 24)] + S1[(x >>> 16) & 0xff]) ^ S2[(x >>> 8) & 0xff]) + S3[x & 0xff]); in F()
283 System.arraycopy(KS0, 0, S0, 0, SBOX_SK); in setKey()
335 processTable(P[P_SZ - 2], P[P_SZ - 1], S0); in setKey()
336 processTable(S0[SBOX_SK - 2], S0[SBOX_SK - 1], S1); in setKey()
|
| /external/bouncycastle/bcprov/src/main/java/org/bouncycastle/crypto/engines/ |
| D | BlowfishEngine.java | 303 private final int[] S0, S1, S2, S3; // the s-boxes field in BlowfishEngine
312 S0 = new int[SBOX_SK]; in BlowfishEngine()
396 return (((S0[(x >>> 24)] + S1[(x >>> 16) & 0xff]) in F()
441 System.arraycopy(KS0, 0, S0, 0, SBOX_SK); in setKey()
499 processTable(P[P_SZ - 2], P[P_SZ - 1], S0); in setKey()
500 processTable(S0[SBOX_SK - 2], S0[SBOX_SK - 1], S1); in setKey()
|
| /external/llvm/test/CodeGen/X86/ |
| D | fold-zext-trunc.ll | 6 %struct.S0 = type { i32, [2 x i8], [2 x i8], [4 x i8] }
8 @g_98 = common global %struct.S0 zeroinitializer, align 4
15 %tmp17 = load i8* getelementptr inbounds (%struct.S0* @g_98, i32 0, i32 1, i32 0), align 4
17 …%foo = load i32* bitcast (i8* getelementptr inbounds (%struct.S0* @g_98, i32 0, i32 1, i32 0) to i…
|
| D | 2012-02-29-CoalescerBug.ll | 6 %struct.S0 = type { i8, i32 }
8 @d = external global [2 x [2 x %struct.S0]], align 4
16 store i64 0, i64* bitcast ([2 x [2 x %struct.S0]]* @d to i64*), align 4
|
| /external/clang/test/CXX/temp/temp.arg/temp.arg.nontype/ |
| D | p5.cpp | 81 template <int& N> struct S0 { }; // expected-note 3 {{template parameter is declared here}} struct
90 S0<i> s0; in test()
91 …S0<ci> s0c; // expected-error{{reference binding of non-type template parameter of type 'int &' to… in test()
92 …S0<vi> s0v; // expected-error{{reference binding of non-type template parameter of type 'int &' to… in test()
93 …S0<cvi> s0cv; // expected-error{{reference binding of non-type template parameter of type 'int &' … in test()
|
| /external/clang/test/SemaCXX/ |
| D | type-definition-in-specifier.cpp | 3 struct S0;
11 struct S0 { int x; }; argument
|
| /external/llvm/unittests/ADT/ |
| D | VariadicFunctionTest.cpp | 71 std::string S0("hi"); in TEST() local
72 EXPECT_EQ(0, StringAppend(&S0)); in TEST()
73 EXPECT_EQ("hi", S0); in TEST()
|
| /external/clang/test/ASTMerge/Inputs/ |
| D | struct2.c | 2 struct S0 { struct
7 struct S0 x0; argument
|
| D | struct1.c | 5 struct S0 { struct
10 struct S0 x0; argument
|
| /external/clang/test/CXX/dcl.dcl/basic.namespace/namespace.def/namespace.memdef/ |
| D | p3.cpp | 10 struct S0 { struct
16 F0 f0() { return S0().member_func(); } in f0()
|
| /external/llvm/test/Transforms/Inline/ |
| D | 2009-05-07-CallUsingSelfCrash.ll | 3 %struct.S0 = type <{ i32 }>
4 %struct.S1 = type <{ i8, i8, i8, i8, %struct.S0 }>
|
| /external/llvm/test/CodeGen/Generic/ |
| D | crash.ll | 43 %struct.S0 = type { i32, i8, i32 }
53 %f13576.pre = getelementptr inbounds %struct.S0* undef, i64 0, i32 1
60 %f135.pre = getelementptr inbounds %struct.S0* undef, i64 0, i32 1
|
| /external/skia/bench/ |
| D | ScalarBench.cpp | 100 static SkBenchmark* S0(void* p) { return new FloatComparisonBench(p); } in S0() function
103 static BenchRegistry gReg0(S0);
|
| /external/libgsm/src/ |
| D | long_term.c | 366 register float S0 = 0, S1 = 0, S2 = 0, S3 = 0, S4 = 0, variable
381 E = W * a; S0 += E; } else (a = lp[K])
407 if (S0 > L_max) { L_max = S0; Nc = lambda; }
532 register float S0 = 0, S1 = 0, S2 = 0, S3 = 0, S4 = 0, variable
547 E = W * a; S0 += E
573 if (S0 > L_max) { L_max = S0; Nc = lambda; }
746 register float S0 = 0, S1 = 0, S2 = 0, S3 = 0, S4 = 0, variable
761 E = W * a; S0 += E
787 if (S0 > L_max) { L_max = S0; Nc = lambda; }
|
| /external/llvm/test/CodeGen/ARM/ |
| D | fpcmp-opt.ll | 9 ; CHECK: vldr [[S0:s[0-9]+]],
11 ; CHECK: vcmpe.f32 [[S1]], [[S0]]
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMCallingConv.td | 65 CCIfType<[f32], CCAssignToReg<[S0, S1, S2, S3, S4, S5, S6, S7, S8,
77 CCIfType<[f32], CCAssignToReg<[S0, S1, S2, S3, S4, S5, S6, S7, S8,
172 CCIfType<[f32], CCAssignToReg<[S0, S1, S2, S3, S4, S5, S6, S7, S8,
184 CCIfType<[f32], CCAssignToReg<[S0, S1, S2, S3, S4, S5, S6, S7, S8,
|
| /external/clang/test/CodeGenObjCXX/ |
| D | property-object-reference.mm | 27 // CHECK: [[T0:%.*]] = load {{%.*}} [[S0:%.*]]
|
| /external/llvm/unittests/Analysis/ |
| D | ScalarEvolutionTest.cpp | 56 const SCEV *S0 = SE.getSCEV(V0); in TEST_F() local
60 const SCEV *P0 = SE.getAddExpr(S0, S0); in TEST_F()
|