| /external/llvm/docs/ |
| D | Atomics.rst | 99 Note that speculative loads are allowed; a load which is part of a race returns
105 For cases where simple loads and stores are not sufficient, LLVM provides
110 non-atomic loads and stores, but provide additional guarantees in situations
146 location, loads from that location return undef.
154 The rule is essentially that all memory accessed with basic loads and stores
158 variable. Note that NotAtomic volatile loads and stores are not properly
164 Introducing loads to shared variables along a codepath where they would not
195 platforms for loads of a native width, but can be expensive or unavailable for
196 wider loads, like a 64-bit store on ARM. (A frontend for Java or other "safe"
202 single load into multiple loads, transforms a store into multiple stores,
[all …]
|
| /external/webkit/Tools/Scripts/webkitpy/thirdparty/simplejson/ |
| D | __init__.py | 240 return loads(fp.read(),
243 def loads(s, encoding=None, cls=None, object_hook=None, **kw): function
276 return loads(s)
|
| /external/llvm/test/CodeGen/CellSPU/ |
| D | loads.ll | 3 ; ModuleID = 'loads.bc'
42 ;check that 'misaligned' loads that may span two memory chunks
43 ;have two loads. Don't check for the bitmanipulation, as that
|
| /external/webkit/Tools/Scripts/webkitpy/layout_tests/layout_package/ |
| D | test_results.py | 38 def loads(str): member in TestResult
39 return cPickle.loads(str)
|
| D | message_broker2.py | 141 msg = _Message.loads(s)
156 def loads(str): member in _Message
157 obj = cPickle.loads(str)
|
| D | message_broker2_unittest.py | 43 new_msg = message_broker2._Message.loads(s)
54 new_msg = message_broker2._Message.loads(s)
|
| D | test_failures.py | 84 def loads(s): member in TestFailure
86 return cPickle.loads(s)
|
| D | test_results_unittest.py | 46 new_result = TestResult.loads(s)
|
| /external/oprofile/events/i386/westmere/ |
| D | unit_masks | 130 0x01 demand_i_state L2 data demand loads in I state (misses)
131 0x02 demand_s_state L2 data demand loads in S state
132 0x04 demand_e_state L2 data demand loads in E state
133 0x08 demand_m_state L2 data demand loads in M state
154 0x03 loads L2 requests
191 0x07 any All loads dispatched
200 0x01 loads Instructions retired which contains a load (Precise Event)
204 0x01 l1d_hit Retired loads that hit the L1 data cache (Precise Event)
205 0x02 l2_hit Retired loads that hit the L2 cache (Precise Event)
206 0x04 llc_unshared_hit Retired loads that hit valid versions in the LLC cache (Precise Event)
[all …]
|
| /external/oprofile/events/i386/nehalem/ |
| D | unit_masks | 9 0x01 std Counts the number of loads blocked by a preceding store with unknown data
10 0x04 address_offset Counts the number of loads blocked by a preceding store address
20 0x04 at_ret Counts number of loads delayed with at-Retirement block code
21 0x08 l1d_block Cacheable loads delayed with L1D block code
22 0x0F any All loads delayed due to store blocks
32 0x02 success Counts the number of loads that memory disambiguration succeeded
36 …0x01 loads Counts the number of instructions with an architecturally-visible store retired on the …
67 …0x01 rs Counts number of loads dispatched from the Reservation Station that bypass the Memory Orde…
69 …0x04 mob Counts the number of loads dispatched from the Reservation Station to the Memory Order Bu…
70 0x07 any Counts all loads dispatched from the Reservation Station
[all …]
|
| /external/llvm/test/CodeGen/XCore/ |
| D | unaligned_load.ll | 17 ; Half word aligned load. Expands to two 16bit loads.
26 ; Constant offset from word aligned base. Expands to two 32bit loads.
|
| /external/oprofile/events/i386/core_2/ |
| D | unit_masks | 69 0x02 SUCCESS Number of loads that were successfully disambiguated.
104 0x1 split loads
174 0x01 Retired loads that miss the L1 data cache (precise event)
175 0x02 L1 data cache line missed by retired loads (precise event)
176 0x04 Retired loads that miss the L2 cache (precise event)
177 0x08 L2 cache line missed by retired loads (precise event)
178 0x10 Retired loads that miss the DTLB (precise event)
|
| /external/llvm/test/Transforms/BBVectorize/ |
| D | metadata.ll | 4 ; Simple 3-pair chain with loads and stores (with fpmath)
24 ; Simple 3-pair chain with loads and stores (ints with range)
|
| D | simple-ldstr.ll | 5 ; Simple 3-pair chain with loads and stores
33 ; Simple chain with extending loads and stores
67 ; Simple chain with loads and truncating stores
|
| /external/valgrind/main/memcheck/tests/ |
| D | partial_load_ok.vgtest | 2 vgopts: --partial-loads-ok=yes
|
| /external/strace/ |
| D | resource.c | 402 si.uptime, si.loads[0], si.loads[1], in sys_sysinfo()
403 si.loads[2]); in sys_sysinfo()
|
| /external/oprofile/events/i386/atom/ |
| D | unit_masks | 8 0x00 any Number of segment register loads
97 0x01 l2_hit Retired loads that hit the L2 cache (precise event)
98 0x02 l2_miss Retired loads that miss the L2 cache (precise event)
99 0x04 dtlb_miss Retired loads that miss the DTLB (precise event)
|
| /external/webkit/LayoutTests/http/tests/appcache/ |
| D | simple-expected.txt | 1 … exist in the cache (to verify that a cache has been associated) and then loads a file that is in …
|
| D | top-frame-1-expected.txt | 3 …rame cache are loaded anyway, so it can also pass if the UA fails to reject loads for cache misses.
|
| D | origins-with-appcache-expected.txt | 1 …o origins are reported after all application caches are removed. Then, it loads an iframe that pla…
|
| /external/llvm/test/Transforms/LICM/ |
| D | atomics.ll | 3 ; Check that we can hoist unordered loads
22 ; Check that we don't sink/hoist monotonic loads
|
| /external/iptables/include/linux/ |
| D | kernel.h | 15 unsigned long loads[3]; /* 1, 5, and 15 minute load averages */ member
|
| /external/llvm/test/Transforms/ScalarRepl/ |
| D | phi-select.ll | 115 ; Verify that the loads happen where the loads are, not where the select is.
133 ;; Promote allocs that are PHI'd together by moving the loads.
|
| /external/oprofile/events/mips/rm9000/ |
| D | events | 29 …:zero minimum:500 name:NONBLOCKING_LOAD_SLIP_CYCLES : Slip cycles due to pending non-blocking loads
32 …PENDING_EXCEPTION_STALL_CYCLES : Stall cycles due to pending non-blocking loads - stall start of e…
|
| /external/oprofile/events/mips/rm7000/ |
| D | events | 30 …inimum:500 name:SLIP_CYCLES_PENDING_NON_BLKING_LOAD : Slip cycles due to pending non-blocking loads
34 …CYCLES_PENDING_NON_BLKING_LOAD : Stall cycles due to pending non-blocking loads - stall start of e…
|