Home
last modified time | relevance | path

Searched defs:Orders (Results 1 – 3 of 3) sorted by relevance

/external/llvm/lib/CodeGen/SelectionDAG/
DScheduleDAGSDNodes.cpp705 SmallVector<std::pair<unsigned, MachineInstr*>, 32> &Orders, in ProcessSDDbgValues()
737 SmallVector<std::pair<unsigned, MachineInstr*>, 32> &Orders, in ProcessSourceNode()
803 SmallVector<std::pair<unsigned, MachineInstr*>, 32> Orders; in EmitSchedule() local
/external/llvm/utils/TableGen/
DCodeGenRegisters.h232 std::vector<SmallVector<Record*, 16> > Orders; variable
/external/clang/lib/CodeGen/
DCGBuiltin.cpp1122 llvm::AtomicOrdering Orders[5] = { in EmitBuiltinExpr() local
1189 llvm::AtomicOrdering Orders[3] = { in EmitBuiltinExpr() local