Home
last modified time | relevance | path

Searched refs:REG_USE2 (Results 1 – 7 of 7) sorted by relevance

/dalvik/vm/compiler/codegen/mips/
DMipsLIR.h530 #define REG_USE2 (1 << kRegUse2) macro
547 #define REG_USE02 (REG_USE0 | REG_USE2)
548 #define REG_USE012 (REG_USE01 | REG_USE2)
549 #define REG_USE12 (REG_USE1 | REG_USE2)
550 #define REG_USE23 (REG_USE2 | REG_USE3)
554 #define REG_DEF0_USE2 (REG_DEF0 | REG_USE2)
557 #define REG_DEF01_USE2 (REG_DEF0 | REG_DEF1 | REG_USE2)
DCodegenCommon.cpp204 if (flags & (REG_USE0 | REG_USE1 | REG_USE2 | REG_USE3)) { in setupResourceMasks()
253 if (flags & (REG_USE0 | REG_USE1 | REG_USE2 | REG_USE3)) { in relaxBranchMasks()
DGlobalOptimizations.cpp171 if ((flags & REG_USE2) && in applyCopyPropagation()
DAssemble.cpp233 kFmtUnused, -1, -1, IS_TERTIARY_OP | REG_USE2,
/dalvik/vm/compiler/codegen/arm/
DArmLIR.h684 #define REG_USE2 (1 << kRegUse2) macro
701 #define REG_USE012 (REG_USE01 | REG_USE2)
702 #define REG_USE12 (REG_USE1 | REG_USE2)
707 #define REG_DEF01_USE2 (REG_DEF0 | REG_DEF1 | REG_USE2)
DCodegenCommon.cpp186 if (flags & (REG_USE0 | REG_USE1 | REG_USE2 | REG_USE3)) { in setupResourceMasks()
245 if (flags & (REG_USE0 | REG_USE1 | REG_USE2 | REG_USE3)) { in relaxBranchMasks()
DAssemble.cpp848 IS_QUAD_OP | REG_DEF0 | REG_USE1 | REG_USE2 | REG_USE3,
853 IS_QUAD_OP | REG_DEF0 | REG_DEF1 | REG_USE2 | REG_USE3,