Home
last modified time | relevance | path

Searched refs:CP0SRSC0_M (Results 1 – 2 of 2) sorted by relevance

/external/qemu/target-mips/
Dtranslate_init.c290 .CP0_SRSConf0 = (1 << CP0SRSC0_M) | (0x3fe << CP0SRSC0_SRS3) |
Dcpu.h235 #define CP0SRSC0_M 31 macro