Home
last modified time | relevance | path

Searched refs:CP0TCSt_TCU2 (Results 1 – 2 of 2) sorted by relevance

/external/qemu/target-mips/
Dtranslate_init.c280 .CP0_TCStatus_rw_bitmask = (0 << CP0TCSt_TCU3) | (0 << CP0TCSt_TCU2) |
Dcpu.h149 #define CP0TCSt_TCU2 30 macro