Searched refs:MIPS_CPU_VEIC (Results 1 – 2 of 2) sorted by relevance
253 #define MIPS_CPU_VEIC 0x00100000 /* CPU supports MIPSR2 external interrupt controller mode */ macro
200 # define cpu_has_veic (cpu_data[0].options & MIPS_CPU_VEIC)