• Home
  • Raw
  • Download

Lines Matching refs:Race

314          } Race;  member
396 tl_assert(xe->XE.Race.thr); in HG_()
397 xe->XE.Race.locksHeldW in HG_()
400 xe->XE.Race.thr->locksetW, in HG_()
414 tl_assert(!xe->XE.Race.hctxt); in HG_()
415 tl_assert(!xe->XE.Race.descr1); in HG_()
416 tl_assert(!xe->XE.Race.descr2); in HG_()
425 &xe->XE.Race.hctxt, &xe->XE.Race.haddr, &xe->XE.Race.hszB, in HG_()
426 xe->XE.Race.data_addr in HG_()
428 tl_assert(is_heapblock == (xe->XE.Race.hctxt != NULL)); in HG_()
430 if (!xe->XE.Race.hctxt) { in HG_()
434 xe->XE.Race.descr1 in HG_()
437 xe->XE.Race.descr2 in HG_()
441 (void) VG_(get_data_description)( xe->XE.Race.descr1, in HG_()
442 xe->XE.Race.descr2, in HG_()
443 xe->XE.Race.data_addr ); in HG_()
451 if (0 == VG_(strlen)( VG_(indexXA)( xe->XE.Race.descr1, 0 ))) { in HG_()
452 VG_(deleteXA)( xe->XE.Race.descr1 ); in HG_()
453 xe->XE.Race.descr1 = NULL; in HG_()
455 if (0 == VG_(strlen)( VG_(indexXA)( xe->XE.Race.descr2, 0 ))) { in HG_()
456 VG_(deleteXA)( xe->XE.Race.descr2 ); in HG_()
457 xe->XE.Race.descr2 = NULL; in HG_()
467 Addr acc_addr = xe->XE.Race.data_addr; in HG_()
468 Int acc_szB = xe->XE.Race.szB; in HG_()
469 Thr* acc_thr = xe->XE.Race.thr->hbthr; in HG_()
470 Bool acc_isW = xe->XE.Race.isWrite; in HG_()
474 tl_assert(!xe->XE.Race.h2_ct_accEC); in HG_()
475 tl_assert(!xe->XE.Race.h2_ct); in HG_()
484 xe->XE.Race.h2_ct_accEC = wherep; in HG_()
485 xe->XE.Race.h2_ct = threadp; in HG_()
486 xe->XE.Race.h2_ct_accSzB = (Int)conf_szB; in HG_()
487 xe->XE.Race.h2_ct_accIsW = conf_isW; in HG_()
488 xe->XE.Race.h2_ct_locksHeldW in HG_()
498 tl_assert( (!!xe->XE.Race.h2_ct) == (!!xe->XE.Race.h2_ct_accEC) ); in HG_()
532 xe.XE.Race.data_addr = data_addr; in HG_()
533 xe.XE.Race.szB = szB; in HG_()
534 xe.XE.Race.isWrite = isWrite; in HG_()
535 xe.XE.Race.thr = thr; in HG_()
541 tl_assert(xe.XE.Race.descr1 == NULL); in HG_()
542 tl_assert(xe.XE.Race.descr2 == NULL); in HG_()
549 xe.XE.Race.h2_ct_accSzB = 0; in HG_()
550 xe.XE.Race.h2_ct_accIsW = False; in HG_()
551 xe.XE.Race.h2_ct_accEC = NULL; in HG_()
552 xe.XE.Race.h2_ct = NULL; in HG_()
556 xe.XE.Race.h1_ct = h1_ct; in HG_()
557 xe.XE.Race.h1_ct_mbsegstartEC = h1_ct_segstart; in HG_()
558 xe.XE.Race.h1_ct_mbsegendEC = h1_ct_mbsegendEC; in HG_()
701 return xe1->XE.Race.szB == xe2->XE.Race.szB in HG_()
702 && xe1->XE.Race.isWrite == xe2->XE.Race.isWrite in HG_()
704 ? xe1->XE.Race.data_addr == xe2->XE.Race.data_addr in HG_()
914 announce_one_thread( xe->XE.Race.thr ); in HG_()
915 if (xe->XE.Race.h2_ct) in HG_()
916 announce_one_thread( xe->XE.Race.h2_ct ); in HG_()
917 if (xe->XE.Race.h1_ct) in HG_()
918 announce_one_thread( xe->XE.Race.h1_ct ); in HG_()
1187 what = xe->XE.Race.isWrite ? "write" : "read"; in HG_()
1188 szB = xe->XE.Race.szB; in HG_()
1191 tl_assert( HG_(is_sane_Thread)( xe->XE.Race.thr )); in HG_()
1192 if (xe->XE.Race.h2_ct) in HG_()
1193 tl_assert( HG_(is_sane_Thread)( xe->XE.Race.h2_ct )); in HG_()
1201 what, szB, (void*)err_ga, (Int)xe->XE.Race.thr->errmsg_index ); in HG_()
1203 (Int)xe->XE.Race.thr->errmsg_index ); in HG_()
1207 if (xe->XE.Race.h2_ct) { in HG_()
1208 tl_assert(xe->XE.Race.h2_ct_accEC); // assured by update_extra in HG_()
1212 xe->XE.Race.h2_ct_accIsW ? "write" : "read", in HG_()
1213 xe->XE.Race.h2_ct_accSzB, in HG_()
1214 xe->XE.Race.h2_ct->errmsg_index ); in HG_()
1216 xe->XE.Race.h2_ct->errmsg_index); in HG_()
1218 VG_(pp_ExeContext)( xe->XE.Race.h2_ct_accEC ); in HG_()
1221 if (xe->XE.Race.h1_ct) { in HG_()
1225 xe->XE.Race.h1_ct->errmsg_index ); in HG_()
1227 xe->XE.Race.h1_ct->errmsg_index ); in HG_()
1229 if (xe->XE.Race.h1_ct_mbsegstartEC) { in HG_()
1230 VG_(pp_ExeContext)( xe->XE.Race.h1_ct_mbsegstartEC ); in HG_()
1235 if (xe->XE.Race.h1_ct_mbsegendEC) { in HG_()
1236 VG_(pp_ExeContext)( xe->XE.Race.h1_ct_mbsegendEC ); in HG_()
1245 announce_combined_LockP_vecs( xe->XE.Race.locksHeldW, in HG_()
1246 xe->XE.Race.h2_ct_locksHeldW ); in HG_()
1250 what, szB, (void*)err_ga, (Int)xe->XE.Race.thr->errmsg_index ); in HG_()
1252 tl_assert(xe->XE.Race.locksHeldW); in HG_()
1253 show_LockP_summary_textmode( xe->XE.Race.locksHeldW, "" ); in HG_()
1256 if (xe->XE.Race.h2_ct) { in HG_()
1257 tl_assert(xe->XE.Race.h2_ct_accEC); // assured by update_extra in HG_()
1258 tl_assert(xe->XE.Race.h2_ct_locksHeldW); in HG_()
1262 xe->XE.Race.h2_ct_accIsW ? "write" : "read", in HG_()
1263 xe->XE.Race.h2_ct_accSzB, in HG_()
1264 xe->XE.Race.h2_ct->errmsg_index ); in HG_()
1265 show_LockP_summary_textmode( xe->XE.Race.h2_ct_locksHeldW, "" ); in HG_()
1266 VG_(pp_ExeContext)( xe->XE.Race.h2_ct_accEC ); in HG_()
1269 if (xe->XE.Race.h1_ct) { in HG_()
1272 xe->XE.Race.h1_ct->errmsg_index ); in HG_()
1273 if (xe->XE.Race.h1_ct_mbsegstartEC) { in HG_()
1274 VG_(pp_ExeContext)( xe->XE.Race.h1_ct_mbsegstartEC ); in HG_()
1279 if (xe->XE.Race.h1_ct_mbsegendEC) { in HG_()
1280 VG_(pp_ExeContext)( xe->XE.Race.h1_ct_mbsegendEC ); in HG_()
1290 if (xe->XE.Race.hctxt) { in HG_()
1291 SizeT delta = err_ga - xe->XE.Race.haddr; in HG_()
1295 xe->XE.Race.hszB); in HG_()
1296 VG_(pp_ExeContext)( xe->XE.Race.hctxt ); in HG_()
1301 xe->XE.Race.hszB); in HG_()
1302 VG_(pp_ExeContext)( xe->XE.Race.hctxt ); in HG_()
1311 if (xe->XE.Race.descr1) in HG_()
1313 (HChar*)VG_(indexXA)( xe->XE.Race.descr1, 0 ) ); in HG_()
1314 if (xe->XE.Race.descr2) in HG_()
1316 (HChar*)VG_(indexXA)( xe->XE.Race.descr2, 0 ) ); in HG_()
1318 if (xe->XE.Race.descr1 || xe->XE.Race.descr2) in HG_()
1320 if (xe->XE.Race.descr1) in HG_()
1322 (HChar*)VG_(indexXA)( xe->XE.Race.descr1, 0 ) ); in HG_()
1323 if (xe->XE.Race.descr2) in HG_()
1325 (HChar*)VG_(indexXA)( xe->XE.Race.descr2, 0 ) ); in HG_()