Home
last modified time | relevance | path

Searched refs:partner (Results 1 – 6 of 6) sorted by relevance

/art/compiler/dex/quick/
Dralloc_util.cc66 p[i].reg, p[i].is_temp, p[i].in_use, p[i].pair, p[i].partner, in DumpRegPool()
615 FlushRegWide(info[i].reg, info[i].partner); in FlushAllRegsBody()
674 info_lo->partner = high_reg; in MarkPair()
675 info_hi->partner = low_reg; in MarkPair()
721 static int partner_reg = reg_pool_->core_regs[i].partner; in CheckCorePoolSanity()
722 static RegisterInfo* partner = GetRegInfo(partner_reg); in CheckCorePoolSanity() local
723 DCHECK(partner != NULL); in CheckCorePoolSanity()
724 DCHECK(partner->pair); in CheckCorePoolSanity()
725 DCHECK_EQ(my_reg, partner->partner); in CheckCorePoolSanity()
726 static int partner_sreg = partner->s_reg; in CheckCorePoolSanity()
[all …]
Dmir_to_lir-inl.h36 Clobber(p->partner); in ClobberBody()
Dmir_to_lir.h204 int partner; // If pair, other reg of pair. member
/art/compiler/dex/quick/x86/
Dtarget_x86.cc320 (info1->partner == info2->reg) && in FlushRegWide()
321 (info2->partner == info1->reg)); in FlushRegWide()
333 StoreBaseDispWide(rX86_SP, VRegOffset(v_reg), info1->reg, info1->partner); in FlushRegWide()
/art/compiler/dex/quick/mips/
Dtarget_mips.cc316 (info1->partner == info2->reg) && in FlushRegWide()
317 (info2->partner == info1->reg)); in FlushRegWide()
329 StoreBaseDispWide(rMIPS_SP, VRegOffset(v_reg), info1->reg, info1->partner); in FlushRegWide()
/art/compiler/dex/quick/arm/
Dtarget_arm.cc616 (info1->partner == info2->reg) && in FlushRegWide()
617 (info2->partner == info1->reg)); in FlushRegWide()
630 StoreBaseDispWide(rARM_SP, VRegOffset(v_reg), info1->reg, info1->partner); in FlushRegWide()