Home
last modified time | relevance | path

Searched refs:FPOW (Results 1 – 17 of 17) sorted by relevance

/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h445 FNEG, FABS, FSQRT, FSIN, FCOS, FPOWI, FPOW, enumerator
/external/llvm/lib/CodeGen/
DBasicTargetTransformInfo.cpp452 case Intrinsic::pow: ISD = ISD::FPOW; break; in getIntrinsicInstrCost()
/external/llvm/lib/Target/R600/
DAMDGPUISelLowering.cpp47 setOperationAction(ISD::FPOW, MVT::f32, Legal); in AMDGPUTargetLowering()
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp181 case ISD::FPOW: return "fpow"; in getOperationName()
DLegalizeVectorOps.cpp234 case ISD::FPOW: in LegalizeOp()
DLegalizeFloatTypes.cpp87 case ISD::FPOW: R = SoftenFloatRes_FPOW(N); break; in SoftenFloatResult()
817 case ISD::FPOW: ExpandFloatRes_FPOW(N, Lo, Hi); break; in ExpandFloatResult()
DLegalizeVectorTypes.cpp102 case ISD::FPOW: in ScalarizeVectorResult()
563 case ISD::FPOW: in SplitVectorResult()
1456 case ISD::FPOW: in WidenVectorResult()
DLegalizeDAG.cpp3239 case ISD::FPOW: in ExpandNode()
3885 case ISD::FPOW: { in PromoteNode()
DSelectionDAGBuilder.cpp4296 return DAG.getNode(ISD::FPOW, dl, LHS.getValueType(), LHS, RHS); in expandPow()
/external/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp1418 setOperationAction(ISD::FPOW , MVT::f64, Expand); in HexagonTargetLowering()
1419 setOperationAction(ISD::FPOW , MVT::f32, Expand); in HexagonTargetLowering()
/external/llvm/lib/Target/Sparc/
DSparcISelLowering.cpp1344 setOperationAction(ISD::FPOW , MVT::f64, Expand); in SparcTargetLowering()
1345 setOperationAction(ISD::FPOW , MVT::f32, Expand); in SparcTargetLowering()
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp197 setOperationAction(ISD::FPOW, MVT::f32, Expand); in AArch64TargetLowering()
198 setOperationAction(ISD::FPOW, MVT::f64, Expand); in AArch64TargetLowering()
224 setOperationAction(ISD::FPOW, MVT::f128, Expand); in AArch64TargetLowering()
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td379 def fpow : SDNode<"ISD::FPOW" , SDTFPBinOp>;
/external/llvm/lib/Target/Mips/
DMipsISelLowering.cpp333 setOperationAction(ISD::FPOW, MVT::f32, Expand); in MipsTargetLowering()
334 setOperationAction(ISD::FPOW, MVT::f64, Expand); in MipsTargetLowering()
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp495 setOperationAction(ISD::FPOW, MVT::v2f64, Expand); in ARMTargetLowering()
513 setOperationAction(ISD::FPOW, MVT::v4f32, Expand); in ARMTargetLowering()
530 setOperationAction(ISD::FPOW, MVT::v2f32, Expand); in ARMTargetLowering()
849 setOperationAction(ISD::FPOW, MVT::f64, Expand); in ARMTargetLowering()
850 setOperationAction(ISD::FPOW, MVT::f32, Expand); in ARMTargetLowering()
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp130 setOperationAction(ISD::FPOW , MVT::f64, Expand); in PPCTargetLowering()
136 setOperationAction(ISD::FPOW , MVT::f32, Expand); in PPCTargetLowering()
425 setOperationAction(ISD::FPOW, VT, Expand); in PPCTargetLowering()
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp781 setOperationAction(ISD::FPOW , MVT::f32 , Expand); in resetOperationActions()
782 setOperationAction(ISD::FPOW , MVT::f64 , Expand); in resetOperationActions()
783 setOperationAction(ISD::FPOW , MVT::f80 , Expand); in resetOperationActions()
834 setOperationAction(ISD::FPOW, VT, Expand); in resetOperationActions()