Home
last modified time | relevance | path

Searched refs:ISA_MIPS4 (Results 1 – 4 of 4) sorted by relevance

/external/qemu/target-mips/
Dmips-defs.h22 #define ISA_MIPS4 0x00000008 macro
45 #define CPU_MIPS4 (CPU_MIPS3 | ISA_MIPS4)
Dexec.h97 } else if (env->insn_flags & ISA_MIPS4) { in compute_hflags()
Dtranslate.c5683 check_insn(env, ctx, ISA_MIPS4 | ISA_MIPS32); in gen_compute_branch1()
7673 check_insn(env, ctx, ISA_MIPS4 | ISA_MIPS32); in decode_opc()
7747 check_insn(env, ctx, ISA_MIPS4 | ISA_MIPS32); in decode_opc()
8080 check_insn(env, ctx, ISA_MIPS4 | ISA_MIPS32); in decode_opc()
/external/qemu/
Dmips-dis.c574 #define ISA_MIPS4 (ISA_MIPS3 | INSN_ISA4) macro
575 #define ISA_MIPS5 (ISA_MIPS4 | INSN_ISA5)
3116 { "r5000", 1, bfd_mach_mips5000, CPU_R5000, ISA_MIPS4,
3118 { "vr5400", 1, bfd_mach_mips5400, CPU_VR5400, ISA_MIPS4,
3120 { "vr5500", 1, bfd_mach_mips5500, CPU_VR5500, ISA_MIPS4,
3124 { "rm7000", 1, bfd_mach_mips7000, CPU_RM7000, ISA_MIPS4,
3126 { "rm9000", 1, bfd_mach_mips7000, CPU_RM7000, ISA_MIPS4,
3128 { "r8000", 1, bfd_mach_mips8000, CPU_R8000, ISA_MIPS4,
3130 { "r10000", 1, bfd_mach_mips10000, CPU_R10000, ISA_MIPS4,
3132 { "r12000", 1, bfd_mach_mips12000, CPU_R12000, ISA_MIPS4,