| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 292 MULHU, MULHS, enumerator
|
| D | SelectionDAG.h | 933 case ISD::MULHS:
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelDAGToDAG.cpp | 176 case ISD::MULHS: { in Select()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 94 setOperationAction(ISD::MULHS, MVT::i32, Custom); in MipsSETargetLowering()
98 setOperationAction(ISD::MULHS, MVT::i64, Custom); in MipsSETargetLowering()
147 case ISD::MULHS: return lowerMulDiv(Op, MipsISD::Mult, false, true, DAG); in LowerOperation()
|
| D | Mips16ISelDAGToDAG.cpp | 302 case ISD::MULHS: in selectNode()
|
| /external/llvm/lib/Target/R600/ |
| D | AMDILISelLowering.cpp | 160 setOperationAction(ISD::MULHS, MVT::i64, Expand); in InitAMDILLowering()
161 setOperationAction(ISD::MULHS, MVT::v2i64, Expand); in InitAMDILLowering()
|
| /external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
| D | AMDILISelLowering.cpp | 176 setOperationAction(ISD::MULHS, MVT::i64, Expand); in InitAMDILLowering()
177 setOperationAction(ISD::MULHS, MVT::v2i64, Expand); in InitAMDILLowering()
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | AMDILISelLowering.cpp | 176 setOperationAction(ISD::MULHS, MVT::i64, Expand); in InitAMDILLowering()
177 setOperationAction(ISD::MULHS, MVT::v2i64, Expand); in InitAMDILLowering()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 156 case ISD::MULHS: return "mulhs"; in getOperationName()
|
| D | TargetLowering.cpp | 2488 if (IsAfterLegalization ? isOperationLegal(ISD::MULHS, VT) : in BuildSDIV()
2489 isOperationLegalOrCustom(ISD::MULHS, VT)) in BuildSDIV()
2490 Q = DAG.getNode(ISD::MULHS, dl, VT, N->getOperand(0), in BuildSDIV()
|
| D | LegalizeDAG.cpp | 3352 case ISD::MULHS: { in ExpandNode()
3379 bool HasMULHS = TLI.isOperationLegalOrCustom(ISD::MULHS, VT); in ExpandNode()
3460 { ISD::MULHS, ISD::SMUL_LOHI, ISD::SIGN_EXTEND }}; in ExpandNode()
|
| D | LegalizeIntegerTypes.cpp | 1919 bool HasMULHS = TLI.isOperationLegalOrCustom(ISD::MULHS, NVT); in ExpandIntRes_MUL()
1960 Hi = DAG.getNode(ISD::MULHS, dl, NVT, LL, RL); in ExpandIntRes_MUL()
|
| D | LegalizeVectorTypes.cpp | 1460 case ISD::MULHS: in WidenVectorResult()
|
| D | DAGCombiner.cpp | 1120 case ISD::MULHS: return visitMULHS(N); in visit()
2266 SDValue Res = SimplifyNodeWithTwoResults(N, ISD::MUL, ISD::MULHS); in visitSMUL_LOHI()
|
| D | SelectionDAG.cpp | 2853 case ISD::MULHS: in getNode()
|
| /external/llvm/lib/Target/MSP430/ |
| D | MSP430ISelLowering.cpp | 144 setOperationAction(ISD::MULHS, MVT::i8, Expand); in MSP430TargetLowering()
149 setOperationAction(ISD::MULHS, MVT::i16, Expand); in MSP430TargetLowering()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 320 def mulhs : SDNode<"ISD::MULHS" , SDTIntBinOp, [SDNPCommutative]>;
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 104 setOperationAction(ISD::MULHS, MVT::i32, Expand); in XCoreTargetLowering()
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 132 setOperationAction(ISD::MULHS, VT, Expand); in SystemZTargetLowering()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 418 setOperationAction(ISD::MULHS, VT, Expand); in resetOperationActions()
880 setOperationAction(ISD::MULHS, MVT::v8i8, Expand); in resetOperationActions()
881 setOperationAction(ISD::MULHS, MVT::v4i16, Expand); in resetOperationActions()
882 setOperationAction(ISD::MULHS, MVT::v2i32, Expand); in resetOperationActions()
883 setOperationAction(ISD::MULHS, MVT::v1i64, Expand); in resetOperationActions()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 657 setOperationAction(ISD::MULHS, MVT::i32, Expand); in ARMTargetLowering()
|