/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nvc0/codegen/ |
D | nv50_ir_target_nvc0.cpp | 219 { OP_MUL, 0x3, 0x0, 0x0, 0x8, 0x2, 0x2 | 0x8 }, 528 if (op != OP_MUL) in isPostMultiplySupported() 558 if (i->op == OP_MUL && i->dType != TYPE_F32) in getLatency() 588 case OP_MUL: in getThroughput() 620 case OP_MUL: in getThroughput()
|
D | nv50_ir_lowering_nvc0.cpp | 491 if (i->op == OP_ADD || i->op == OP_MUL || i->op == OP_FMA || in split64BitOp() 940 i->op = OP_MUL; in handleDIV() 952 bld.mkOp2(OP_MUL, TYPE_F32, value, i->getSrc(0), value); in handleMOD() 954 bld.mkOp2(OP_MUL, TYPE_F32, value, i->getSrc(1), value); in handleMOD() 965 i->op = OP_MUL; in handleSQRT() 977 bld.mkOp2(OP_MUL, TYPE_F32, val, i->getSrc(1), val)->dnz = 1; in handlePOW()
|
D | nv50_ir_emit_nvc0.cpp | 1611 case OP_MUL: in emitInstruction() 2132 if (insn->op == OP_MUL && !isFloatType(insn->dType)) in calcDelay() 2172 if (insn->op == OP_MUL && !isFloatType(insn->dType)) in commitInsn()
|
/external/mesa3d/src/gallium/drivers/nvc0/codegen/ |
D | nv50_ir_target_nvc0.cpp | 219 { OP_MUL, 0x3, 0x0, 0x0, 0x8, 0x2, 0x2 | 0x8 }, 528 if (op != OP_MUL) in isPostMultiplySupported() 558 if (i->op == OP_MUL && i->dType != TYPE_F32) in getLatency() 588 case OP_MUL: in getThroughput() 620 case OP_MUL: in getThroughput()
|
D | nv50_ir_lowering_nvc0.cpp | 491 if (i->op == OP_ADD || i->op == OP_MUL || i->op == OP_FMA || in split64BitOp() 940 i->op = OP_MUL; in handleDIV() 952 bld.mkOp2(OP_MUL, TYPE_F32, value, i->getSrc(0), value); in handleMOD() 954 bld.mkOp2(OP_MUL, TYPE_F32, value, i->getSrc(1), value); in handleMOD() 965 i->op = OP_MUL; in handleSQRT() 977 bld.mkOp2(OP_MUL, TYPE_F32, val, i->getSrc(1), val)->dnz = 1; in handlePOW()
|
D | nv50_ir_emit_nvc0.cpp | 1611 case OP_MUL: in emitInstruction() 2132 if (insn->op == OP_MUL && !isFloatType(insn->dType)) in calcDelay() 2172 if (insn->op == OP_MUL && !isFloatType(insn->dType)) in commitInsn()
|
/external/mesa3d/src/gallium/drivers/nv50/codegen/ |
D | nv50_ir_lowering_nv50.cpp | 72 i[2] = bld->mkOp2(OP_MUL, fTy, t[0], a[0], b[1]); in expandIntegerMUL() 169 if (i->op == OP_ADD || i->op == OP_MUL || i->op == OP_FMA || in split64BitOp() 367 mul = bld.mkOp2(OP_MUL, add->sType, res, add->getSrc(0), add->getSrc(1)); in handleMUL() 417 bld.mkOp2(OP_MUL, TYPE_F32, (qf = bld.getSSA()), af, bf)->rnd = ROUND_Z; in handleDIV() 422 bld.mkOp2(OP_MUL, TYPE_U32, (t = bld.getSSA()), q0, b)); in handleDIV() 427 bld.mkOp2(OP_MUL, TYPE_F32, (qRf = bld.getSSA()), aR, bf)->rnd = ROUND_Z; in handleDIV() 434 bld.mkOp2(OP_MUL, TYPE_U32, (t = bld.getSSA()), q, b)); in handleDIV() 472 expandIntegerMUL(&bld, bld.mkOp2(OP_MUL, TYPE_U32, m, q, mod->getSrc(1))); in handleMOD() 498 case OP_MUL: in visit() 955 i->op = OP_MUL; in handleDIV() [all …]
|
D | nv50_ir_target_nv50.cpp | 87 { OP_MUL, 0x3, 0x0, 0x0, 0x0, 0x2, 0x1, 0x1, 0x2 }, 315 if ((i->op == OP_MUL || i->op == OP_MAD) && !isFloatType(i->dType)) { in insnCanLoad()
|
D | nv50_ir_peephole.cpp | 400 case OP_MUL: in expr() 561 assert(mul2->op == OP_MUL && mul2->dType == TYPE_F32); in tryCollapseChainedMULs() 565 if (!mul2->src(t).mod && insn->op == OP_MUL && insn->dType == TYPE_F32) in tryCollapseChainedMULs() 579 if (prog->getTarget()->isPostMultiplySupported(OP_MUL, f, e)) { in tryCollapseChainedMULs() 602 if (insn->op == OP_MUL && insn->dType == TYPE_F32) in tryCollapseChainedMULs() 605 if (mul2 && prog->getTarget()->isPostMultiplySupported(OP_MUL, f, e)) { in tryCollapseChainedMULs() 621 case OP_MUL: in opnd() 703 mul = bld.mkOp2(OP_MUL, TYPE_U32, tA, i->getSrc(0), in opnd() 860 i->op != OP_MUL) || in visit() 1003 const operation srcOp = toOp == OP_SAD ? OP_SAD : OP_MUL; in tryADDToMADOrSAD()
|
D | nv50_ir_from_sm4.cpp | 393 case SM4_OPCODE_IMUL: return OP_MUL; in cvtOpcode() 409 case SM4_OPCODE_MUL: return OP_MUL; in cvtOpcode() 434 case SM4_OPCODE_UMUL: return OP_MUL; in cvtOpcode() 479 case SM4_OPCODE_DMUL: return OP_MUL; in cvtOpcode() 1613 src0[c] = mkOp2v(OP_MUL, TYPE_F32, getSSA(), arg[c], val); in handleSAMPLE() 1642 mkOp2(OP_MUL, TYPE_F32, dotp, src0, src1); in handleDP() 1818 mkOp2(OP_MUL, dTy, dst0[c], a, b)->subOp = in handleInstruction() 1821 mkOp2(OP_MUL, dTy, dst1[c], a, b); in handleInstruction()
|
D | nv50_ir_from_tgsi.cpp | 1442 mkOp2(OP_MUL, TYPE_F32, dotp, src0, src1); in buildDot() 1540 dst[c] = mkOp2v(OP_MUL, TYPE_F32, getSSA(), src[c], proj); in loadProjTexCoords() 1597 src[c] = mkOp2v(OP_MUL, TYPE_F32, getSSA(), arg[c], val); in handleTEX() 1878 mkOp2(OP_MUL, TYPE_F32, dst0[1], dst0[1], src0); in handleInstruction() 1911 mkOp2(OP_MUL, TYPE_F32, dst0[1], src0, src1); in handleInstruction() 1936 mkOp2(OP_MUL, TYPE_F32, val0, src0, src1); in handleInstruction() 2263 res[i] = mkOp2v(OP_MUL, TYPE_F32, getScratch(), clipVtx[c], ucp); in handleUserClipPlanes()
|
D | nv50_ir_emit_nv50.cpp | 1570 case OP_MUL: in emitInstruction() 1761 if (i->op == OP_MUL && i->rnd != ROUND_N) in getMinEncodingSize()
|
D | nv50_ir.h | 53 OP_MUL, enumerator
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nv50/codegen/ |
D | nv50_ir_lowering_nv50.cpp | 72 i[2] = bld->mkOp2(OP_MUL, fTy, t[0], a[0], b[1]); in expandIntegerMUL() 169 if (i->op == OP_ADD || i->op == OP_MUL || i->op == OP_FMA || in split64BitOp() 367 mul = bld.mkOp2(OP_MUL, add->sType, res, add->getSrc(0), add->getSrc(1)); in handleMUL() 417 bld.mkOp2(OP_MUL, TYPE_F32, (qf = bld.getSSA()), af, bf)->rnd = ROUND_Z; in handleDIV() 422 bld.mkOp2(OP_MUL, TYPE_U32, (t = bld.getSSA()), q0, b)); in handleDIV() 427 bld.mkOp2(OP_MUL, TYPE_F32, (qRf = bld.getSSA()), aR, bf)->rnd = ROUND_Z; in handleDIV() 434 bld.mkOp2(OP_MUL, TYPE_U32, (t = bld.getSSA()), q, b)); in handleDIV() 472 expandIntegerMUL(&bld, bld.mkOp2(OP_MUL, TYPE_U32, m, q, mod->getSrc(1))); in handleMOD() 498 case OP_MUL: in visit() 955 i->op = OP_MUL; in handleDIV() [all …]
|
D | nv50_ir_target_nv50.cpp | 87 { OP_MUL, 0x3, 0x0, 0x0, 0x0, 0x2, 0x1, 0x1, 0x2 }, 315 if ((i->op == OP_MUL || i->op == OP_MAD) && !isFloatType(i->dType)) { in insnCanLoad()
|
D | nv50_ir_peephole.cpp | 400 case OP_MUL: in expr() 561 assert(mul2->op == OP_MUL && mul2->dType == TYPE_F32); in tryCollapseChainedMULs() 565 if (!mul2->src(t).mod && insn->op == OP_MUL && insn->dType == TYPE_F32) in tryCollapseChainedMULs() 579 if (prog->getTarget()->isPostMultiplySupported(OP_MUL, f, e)) { in tryCollapseChainedMULs() 602 if (insn->op == OP_MUL && insn->dType == TYPE_F32) in tryCollapseChainedMULs() 605 if (mul2 && prog->getTarget()->isPostMultiplySupported(OP_MUL, f, e)) { in tryCollapseChainedMULs() 621 case OP_MUL: in opnd() 703 mul = bld.mkOp2(OP_MUL, TYPE_U32, tA, i->getSrc(0), in opnd() 860 i->op != OP_MUL) || in visit() 1003 const operation srcOp = toOp == OP_SAD ? OP_SAD : OP_MUL; in tryADDToMADOrSAD()
|
D | nv50_ir_from_sm4.cpp | 393 case SM4_OPCODE_IMUL: return OP_MUL; in cvtOpcode() 409 case SM4_OPCODE_MUL: return OP_MUL; in cvtOpcode() 434 case SM4_OPCODE_UMUL: return OP_MUL; in cvtOpcode() 479 case SM4_OPCODE_DMUL: return OP_MUL; in cvtOpcode() 1613 src0[c] = mkOp2v(OP_MUL, TYPE_F32, getSSA(), arg[c], val); in handleSAMPLE() 1642 mkOp2(OP_MUL, TYPE_F32, dotp, src0, src1); in handleDP() 1818 mkOp2(OP_MUL, dTy, dst0[c], a, b)->subOp = in handleInstruction() 1821 mkOp2(OP_MUL, dTy, dst1[c], a, b); in handleInstruction()
|
D | nv50_ir_from_tgsi.cpp | 1442 mkOp2(OP_MUL, TYPE_F32, dotp, src0, src1); in buildDot() 1540 dst[c] = mkOp2v(OP_MUL, TYPE_F32, getSSA(), src[c], proj); in loadProjTexCoords() 1597 src[c] = mkOp2v(OP_MUL, TYPE_F32, getSSA(), arg[c], val); in handleTEX() 1878 mkOp2(OP_MUL, TYPE_F32, dst0[1], dst0[1], src0); in handleInstruction() 1911 mkOp2(OP_MUL, TYPE_F32, dst0[1], src0, src1); in handleInstruction() 1936 mkOp2(OP_MUL, TYPE_F32, val0, src0, src1); in handleInstruction() 2263 res[i] = mkOp2v(OP_MUL, TYPE_F32, getScratch(), clipVtx[c], ucp); in handleUserClipPlanes()
|
D | nv50_ir_emit_nv50.cpp | 1570 case OP_MUL: in emitInstruction() 1761 if (i->op == OP_MUL && i->rnd != ROUND_N) in getMinEncodingSize()
|
D | nv50_ir.h | 53 OP_MUL, enumerator
|
/external/clang/include/clang/Basic/ |
D | arm_neon.td | 25 def OP_MUL : Op; 171 def VMUL : IOpInst<"vmul", "ddd", "csifUcUsUiQcQsQiQfQUcQUsQUi", OP_MUL>; 477 def MUL : IOpInst<"vmul", "ddd", "csifUcUsUiQcQsQiQfQUcQUsQUiQd", OP_MUL>;
|
/external/chromium_org/base/test/ |
D | trace_event_analyzer.cc | 381 case OP_MUL: in EvaluateArithmeticOperator() 605 return Query(*this, rhs, OP_MUL); in operator *()
|
D | trace_event_analyzer.h | 458 OP_MUL, enumerator
|