/external/mesa3d/src/mesa/program/ |
D | prog_opt_constant_fold.c | 39 if (inst->SrcReg[i].File != PROGRAM_CONSTANT) in src_regs_are_constant() 146 get_value(prog, &inst->SrcReg[0], a); in _mesa_constant_fold() 147 get_value(prog, &inst->SrcReg[1], b); in _mesa_constant_fold() 155 inst->SrcReg[0] = src_reg_for_vec4(prog, result); in _mesa_constant_fold() 157 inst->SrcReg[1].File = PROGRAM_UNDEFINED; in _mesa_constant_fold() 158 inst->SrcReg[1].Swizzle = SWIZZLE_NOOP; in _mesa_constant_fold() 175 get_value(prog, &inst->SrcReg[0], a); in _mesa_constant_fold() 176 get_value(prog, &inst->SrcReg[1], b); in _mesa_constant_fold() 177 get_value(prog, &inst->SrcReg[2], c); in _mesa_constant_fold() 185 inst->SrcReg[0] = src_reg_for_vec4(prog, result); in _mesa_constant_fold() [all …]
|
D | programopt.c | 94 newInst[i].SrcReg[0].File = PROGRAM_STATE_VAR; in _mesa_insert_mvp_dp4_code() 95 newInst[i].SrcReg[0].Index = mvpRef[i]; in _mesa_insert_mvp_dp4_code() 96 newInst[i].SrcReg[0].Swizzle = SWIZZLE_NOOP; in _mesa_insert_mvp_dp4_code() 97 newInst[i].SrcReg[1].File = PROGRAM_INPUT; in _mesa_insert_mvp_dp4_code() 98 newInst[i].SrcReg[1].Index = VERT_ATTRIB_POS; in _mesa_insert_mvp_dp4_code() 99 newInst[i].SrcReg[1].Swizzle = SWIZZLE_NOOP; in _mesa_insert_mvp_dp4_code() 166 newInst[0].SrcReg[0].File = PROGRAM_INPUT; in _mesa_insert_mvp_mad_code() 167 newInst[0].SrcReg[0].Index = VERT_ATTRIB_POS; in _mesa_insert_mvp_mad_code() 168 newInst[0].SrcReg[0].Swizzle = SWIZZLE_XXXX; in _mesa_insert_mvp_mad_code() 169 newInst[0].SrcReg[1].File = PROGRAM_STATE_VAR; in _mesa_insert_mvp_mad_code() [all …]
|
D | prog_parameter_layout.c | 131 if (inst->SrcReg[i].Base.RelAddr) { in _mesa_layout_parameters() 134 if (!inst->SrcReg[i].Symbol->pass1_done) { in _mesa_layout_parameters() 137 inst->SrcReg[i].Symbol->param_binding_begin, in _mesa_layout_parameters() 138 inst->SrcReg[i].Symbol->param_binding_length); in _mesa_layout_parameters() 145 inst->SrcReg[i].Symbol->param_binding_begin = new_begin; in _mesa_layout_parameters() 146 inst->SrcReg[i].Symbol->pass1_done = 1; in _mesa_layout_parameters() 153 inst->Base.SrcReg[i] = inst->SrcReg[i].Base; in _mesa_layout_parameters() 154 inst->Base.SrcReg[i].Index += in _mesa_layout_parameters() 155 inst->SrcReg[i].Symbol->param_binding_begin; in _mesa_layout_parameters() 166 const int idx = inst->SrcReg[i].Base.Index; in _mesa_layout_parameters() [all …]
|
D | prog_execute.c | 398 inst->SrcReg[0].File == PROGRAM_INPUT && in fetch_texel() 399 inst->SrcReg[0].Index == FRAG_ATTRIB_TEX0 + inst->TexSrcUnit) { in fetch_texel() 401 GLuint attr = inst->SrcReg[0].Index; in fetch_texel() 669 fetch_vector4(&inst->SrcReg[0], machine, a); in _mesa_execute_program() 680 fetch_vector4(&inst->SrcReg[0], machine, a); in _mesa_execute_program() 681 fetch_vector4(&inst->SrcReg[1], machine, b); in _mesa_execute_program() 697 fetch_vector4ui(&inst->SrcReg[0], machine, a); in _mesa_execute_program() 698 fetch_vector4ui(&inst->SrcReg[1], machine, b); in _mesa_execute_program() 709 fetch_vector4(&inst->SrcReg[0], machine, t); in _mesa_execute_program() 770 fetch_vector4(&inst->SrcReg[0], machine, a); in _mesa_execute_program() [all …]
|
/external/chromium_org/third_party/mesa/src/src/mesa/program/ |
D | prog_opt_constant_fold.c | 39 if (inst->SrcReg[i].File != PROGRAM_CONSTANT) in src_regs_are_constant() 146 get_value(prog, &inst->SrcReg[0], a); in _mesa_constant_fold() 147 get_value(prog, &inst->SrcReg[1], b); in _mesa_constant_fold() 155 inst->SrcReg[0] = src_reg_for_vec4(prog, result); in _mesa_constant_fold() 157 inst->SrcReg[1].File = PROGRAM_UNDEFINED; in _mesa_constant_fold() 158 inst->SrcReg[1].Swizzle = SWIZZLE_NOOP; in _mesa_constant_fold() 175 get_value(prog, &inst->SrcReg[0], a); in _mesa_constant_fold() 176 get_value(prog, &inst->SrcReg[1], b); in _mesa_constant_fold() 177 get_value(prog, &inst->SrcReg[2], c); in _mesa_constant_fold() 185 inst->SrcReg[0] = src_reg_for_vec4(prog, result); in _mesa_constant_fold() [all …]
|
D | programopt.c | 94 newInst[i].SrcReg[0].File = PROGRAM_STATE_VAR; in _mesa_insert_mvp_dp4_code() 95 newInst[i].SrcReg[0].Index = mvpRef[i]; in _mesa_insert_mvp_dp4_code() 96 newInst[i].SrcReg[0].Swizzle = SWIZZLE_NOOP; in _mesa_insert_mvp_dp4_code() 97 newInst[i].SrcReg[1].File = PROGRAM_INPUT; in _mesa_insert_mvp_dp4_code() 98 newInst[i].SrcReg[1].Index = VERT_ATTRIB_POS; in _mesa_insert_mvp_dp4_code() 99 newInst[i].SrcReg[1].Swizzle = SWIZZLE_NOOP; in _mesa_insert_mvp_dp4_code() 166 newInst[0].SrcReg[0].File = PROGRAM_INPUT; in _mesa_insert_mvp_mad_code() 167 newInst[0].SrcReg[0].Index = VERT_ATTRIB_POS; in _mesa_insert_mvp_mad_code() 168 newInst[0].SrcReg[0].Swizzle = SWIZZLE_XXXX; in _mesa_insert_mvp_mad_code() 169 newInst[0].SrcReg[1].File = PROGRAM_STATE_VAR; in _mesa_insert_mvp_mad_code() [all …]
|
D | prog_parameter_layout.c | 131 if (inst->SrcReg[i].Base.RelAddr) { in _mesa_layout_parameters() 134 if (!inst->SrcReg[i].Symbol->pass1_done) { in _mesa_layout_parameters() 137 inst->SrcReg[i].Symbol->param_binding_begin, in _mesa_layout_parameters() 138 inst->SrcReg[i].Symbol->param_binding_length); in _mesa_layout_parameters() 145 inst->SrcReg[i].Symbol->param_binding_begin = new_begin; in _mesa_layout_parameters() 146 inst->SrcReg[i].Symbol->pass1_done = 1; in _mesa_layout_parameters() 153 inst->Base.SrcReg[i] = inst->SrcReg[i].Base; in _mesa_layout_parameters() 154 inst->Base.SrcReg[i].Index += in _mesa_layout_parameters() 155 inst->SrcReg[i].Symbol->param_binding_begin; in _mesa_layout_parameters() 166 const int idx = inst->SrcReg[i].Base.Index; in _mesa_layout_parameters() [all …]
|
D | prog_execute.c | 398 inst->SrcReg[0].File == PROGRAM_INPUT && in fetch_texel() 399 inst->SrcReg[0].Index == FRAG_ATTRIB_TEX0 + inst->TexSrcUnit) { in fetch_texel() 401 GLuint attr = inst->SrcReg[0].Index; in fetch_texel() 669 fetch_vector4(&inst->SrcReg[0], machine, a); in _mesa_execute_program() 680 fetch_vector4(&inst->SrcReg[0], machine, a); in _mesa_execute_program() 681 fetch_vector4(&inst->SrcReg[1], machine, b); in _mesa_execute_program() 697 fetch_vector4ui(&inst->SrcReg[0], machine, a); in _mesa_execute_program() 698 fetch_vector4ui(&inst->SrcReg[1], machine, b); in _mesa_execute_program() 709 fetch_vector4(&inst->SrcReg[0], machine, t); in _mesa_execute_program() 770 fetch_vector4(&inst->SrcReg[0], machine, a); in _mesa_execute_program() [all …]
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/r300/compiler/ |
D | radeon_program_tex.c | 70 inst_mov->U.I.SrcReg[0] = inst->U.I.SrcReg[0]; in scale_texcoords() 71 inst_mov->U.I.SrcReg[1].File = RC_FILE_CONSTANT; in scale_texcoords() 72 inst_mov->U.I.SrcReg[1].Index = in scale_texcoords() 76 reset_srcreg(&inst->U.I.SrcReg[0]); in scale_texcoords() 77 inst->U.I.SrcReg[0].File = RC_FILE_TEMPORARY; in scale_texcoords() 78 inst->U.I.SrcReg[0].Index = temp; in scale_texcoords() 93 inst_rcp->U.I.SrcReg[0] = inst->U.I.SrcReg[0]; in projective_divide() 96 inst_rcp->U.I.SrcReg[0].Swizzle = in projective_divide() 97 RC_MAKE_SWIZZLE_SMEAR(GET_SWZ(inst->U.I.SrcReg[0].Swizzle, 3)); in projective_divide() 103 inst_mul->U.I.SrcReg[0] = inst->U.I.SrcReg[0]; in projective_divide() [all …]
|
D | radeon_optimize.c | 76 &reader_data->Writer->U.I.PreSub.SrcReg[0], in copy_propagate_scan_read() 77 &reader_data->Writer->U.I.PreSub.SrcReg[1])) { in copy_propagate_scan_read() 91 if(reader_data->Writer->U.I.SrcReg[0].File != RC_FILE_TEMPORARY && in copy_propagate_scan_read() 92 reader_data->Writer->U.I.SrcReg[0].File != RC_FILE_INPUT && in copy_propagate_scan_read() 162 …_data.Readers[i].U.I.Src = chain_srcregs(*reader_data.Readers[i].U.I.Src, inst_mov->U.I.SrcReg[0]); in copy_propagate() 164 if (inst_mov->U.I.SrcReg[0].File == RC_FILE_PRESUB) in copy_propagate() 215 if (is_src_uniform_constant(inst->U.I.SrcReg[2], &swz, &negate)) { in constant_folding_mad() 222 if (is_src_uniform_constant(inst->U.I.SrcReg[1], &swz, &negate)) { in constant_folding_mad() 226 inst->U.I.SrcReg[0].Negate ^= RC_MASK_XYZW; in constant_folding_mad() 227 inst->U.I.SrcReg[1] = inst->U.I.SrcReg[2]; in constant_folding_mad() [all …]
|
D | r3xx_vertprog.c | 43 (PVS_SRC_OPERAND(t_src_index(vp, &vpi->SrcReg[x]), \ 48 t_src_class(vpi->SrcReg[x].File), \ 49 RC_MASK_NONE) | (vpi->SrcReg[x].RelAddr << 4)) 197 inst[1] = t_src(vp, &vpi->SrcReg[0]); in ei_vector1() 213 inst[1] = t_src(vp, &vpi->SrcReg[0]); in ei_vector2() 214 inst[2] = t_src(vp, &vpi->SrcReg[1]); in ei_vector2() 229 inst[1] = t_src_scalar(vp, &vpi->SrcReg[0]); in ei_math1() 247 …inst[1] = PVS_SRC_OPERAND(t_src_index(vp, &vpi->SrcReg[0]), t_swizzle(GET_SWZ(vpi->SrcReg[0].Swizz… in ei_lit() 248 t_swizzle(GET_SWZ(vpi->SrcReg[0].Swizzle, 3)), // W in ei_lit() 250 t_swizzle(GET_SWZ(vpi->SrcReg[0].Swizzle, 1)), // Y in ei_lit() [all …]
|
D | radeon_pair_translate.c | 44 inst->SrcReg[2] = inst->SrcReg[1]; in final_rewrite() 45 inst->SrcReg[1].File = RC_FILE_NONE; in final_rewrite() 46 inst->SrcReg[1].Swizzle = RC_SWIZZLE_1111; in final_rewrite() 47 inst->SrcReg[1].Negate = RC_MASK_NONE; in final_rewrite() 51 tmp = inst->SrcReg[2]; in final_rewrite() 52 inst->SrcReg[2] = inst->SrcReg[0]; in final_rewrite() 53 inst->SrcReg[0] = tmp; in final_rewrite() 66 inst->SrcReg[1].File = RC_FILE_NONE; in final_rewrite() 67 inst->SrcReg[1].Swizzle = RC_SWIZZLE_1111; in final_rewrite() 68 inst->SrcReg[2].File = RC_FILE_NONE; in final_rewrite() [all …]
|
D | radeon_dataflow_swizzles.c | 43 if (GET_SWZ(inst->U.I.SrcReg[src].Swizzle, chan) != RC_SWIZZLE_UNUSED) in rewrite_source() 47 c->SwizzleCaps->Split(inst->U.I.SrcReg[src], usemask, &split); in rewrite_source() 58 mov->U.I.SrcReg[0] = inst->U.I.SrcReg[src]; in rewrite_source() 64 SET_SWZ(mov->U.I.SrcReg[0].Swizzle, chan, RC_SWIZZLE_UNUSED); in rewrite_source() 66 phase_refmask |= 1 << GET_SWZ(mov->U.I.SrcReg[0].Swizzle, chan); in rewrite_source() 71 masked_negate = split.Phase[phase] & mov->U.I.SrcReg[0].Negate; in rewrite_source() 73 mov->U.I.SrcReg[0].Negate = 0; in rewrite_source() 75 mov->U.I.SrcReg[0].Negate = RC_MASK_XYZW; in rewrite_source() 79 inst->U.I.SrcReg[src].File = RC_FILE_TEMPORARY; in rewrite_source() 80 inst->U.I.SrcReg[src].Index = tempreg; in rewrite_source() [all …]
|
D | radeon_compiler.c | 123 if (inst->U.I.SrcReg[i].File == RC_FILE_INPUT) in rc_calculate_inputs_outputs() 124 c->Program.InputsRead |= 1 << inst->U.I.SrcReg[i].Index; in rc_calculate_inputs_outputs() 149 if (inst->U.I.SrcReg[i].File == RC_FILE_INPUT && inst->U.I.SrcReg[i].Index == input) { in rc_move_input() 150 inst->U.I.SrcReg[i].File = new_input.File; in rc_move_input() 151 inst->U.I.SrcReg[i].Index = new_input.Index; in rc_move_input() 152 inst->U.I.SrcReg[i].Swizzle = combine_swizzles(new_input.Swizzle, inst->U.I.SrcReg[i].Swizzle); in rc_move_input() 153 if (!inst->U.I.SrcReg[i].Abs) { in rc_move_input() 154 inst->U.I.SrcReg[i].Negate ^= new_input.Negate; in rc_move_input() 155 inst->U.I.SrcReg[i].Abs = new_input.Abs; in rc_move_input() 215 inst->U.I.SrcReg[0].File = RC_FILE_TEMPORARY; in rc_copy_output() [all …]
|
D | radeon_program_alu.c | 45 struct rc_dst_register DstReg, struct rc_src_register SrcReg) in emit1() argument 55 fpi->U.I.SrcReg[0] = SrcReg; in emit1() 73 fpi->U.I.SrcReg[0] = SrcReg0; in emit2() 74 fpi->U.I.SrcReg[1] = SrcReg1; in emit2() 93 fpi->U.I.SrcReg[0] = SrcReg0; in emit3() 94 fpi->U.I.SrcReg[1] = SrcReg1; in emit3() 95 fpi->U.I.SrcReg[2] = SrcReg2; in emit3() 208 if (inst->U.I.SrcReg[i].File == RC_FILE_TEMPORARY && in is_dst_safe_to_reuse() 209 inst->U.I.SrcReg[i].Index == inst->U.I.DstReg.Index) in is_dst_safe_to_reuse() 232 struct rc_src_register src = inst->U.I.SrcReg[0]; in transform_ABS() [all …]
|
D | radeon_vert_fc.c | 107 new_inst->U.I.SrcReg[0].Index = 0; in lower_bgnloop() 108 new_inst->U.I.SrcReg[0].File = RC_FILE_NONE; in lower_bgnloop() 109 new_inst->U.I.SrcReg[0].Swizzle = RC_SWIZZLE_0000; in lower_bgnloop() 117 build_pred_src(&new_inst->U.I.SrcReg[0], fc_state); in lower_bgnloop() 127 new_inst->U.I.SrcReg[1].Index = 0; in lower_bgnloop() 128 new_inst->U.I.SrcReg[1].File = RC_FILE_NONE; in lower_bgnloop() 129 new_inst->U.I.SrcReg[1].Swizzle = RC_SWIZZLE_0000; in lower_bgnloop() 141 inst->U.I.SrcReg[0].Index = 0; in lower_brk() 142 inst->U.I.SrcReg[0].File = RC_FILE_NONE; in lower_brk() 143 inst->U.I.SrcReg[0].Swizzle = RC_SWIZZLE_0000; in lower_brk() [all …]
|
/external/mesa3d/src/gallium/drivers/r300/compiler/ |
D | radeon_program_tex.c | 70 inst_mov->U.I.SrcReg[0] = inst->U.I.SrcReg[0]; in scale_texcoords() 71 inst_mov->U.I.SrcReg[1].File = RC_FILE_CONSTANT; in scale_texcoords() 72 inst_mov->U.I.SrcReg[1].Index = in scale_texcoords() 76 reset_srcreg(&inst->U.I.SrcReg[0]); in scale_texcoords() 77 inst->U.I.SrcReg[0].File = RC_FILE_TEMPORARY; in scale_texcoords() 78 inst->U.I.SrcReg[0].Index = temp; in scale_texcoords() 93 inst_rcp->U.I.SrcReg[0] = inst->U.I.SrcReg[0]; in projective_divide() 96 inst_rcp->U.I.SrcReg[0].Swizzle = in projective_divide() 97 RC_MAKE_SWIZZLE_SMEAR(GET_SWZ(inst->U.I.SrcReg[0].Swizzle, 3)); in projective_divide() 103 inst_mul->U.I.SrcReg[0] = inst->U.I.SrcReg[0]; in projective_divide() [all …]
|
D | radeon_optimize.c | 76 &reader_data->Writer->U.I.PreSub.SrcReg[0], in copy_propagate_scan_read() 77 &reader_data->Writer->U.I.PreSub.SrcReg[1])) { in copy_propagate_scan_read() 91 if(reader_data->Writer->U.I.SrcReg[0].File != RC_FILE_TEMPORARY && in copy_propagate_scan_read() 92 reader_data->Writer->U.I.SrcReg[0].File != RC_FILE_INPUT && in copy_propagate_scan_read() 162 …_data.Readers[i].U.I.Src = chain_srcregs(*reader_data.Readers[i].U.I.Src, inst_mov->U.I.SrcReg[0]); in copy_propagate() 164 if (inst_mov->U.I.SrcReg[0].File == RC_FILE_PRESUB) in copy_propagate() 215 if (is_src_uniform_constant(inst->U.I.SrcReg[2], &swz, &negate)) { in constant_folding_mad() 222 if (is_src_uniform_constant(inst->U.I.SrcReg[1], &swz, &negate)) { in constant_folding_mad() 226 inst->U.I.SrcReg[0].Negate ^= RC_MASK_XYZW; in constant_folding_mad() 227 inst->U.I.SrcReg[1] = inst->U.I.SrcReg[2]; in constant_folding_mad() [all …]
|
D | r3xx_vertprog.c | 43 (PVS_SRC_OPERAND(t_src_index(vp, &vpi->SrcReg[x]), \ 48 t_src_class(vpi->SrcReg[x].File), \ 49 RC_MASK_NONE) | (vpi->SrcReg[x].RelAddr << 4)) 197 inst[1] = t_src(vp, &vpi->SrcReg[0]); in ei_vector1() 213 inst[1] = t_src(vp, &vpi->SrcReg[0]); in ei_vector2() 214 inst[2] = t_src(vp, &vpi->SrcReg[1]); in ei_vector2() 229 inst[1] = t_src_scalar(vp, &vpi->SrcReg[0]); in ei_math1() 247 …inst[1] = PVS_SRC_OPERAND(t_src_index(vp, &vpi->SrcReg[0]), t_swizzle(GET_SWZ(vpi->SrcReg[0].Swizz… in ei_lit() 248 t_swizzle(GET_SWZ(vpi->SrcReg[0].Swizzle, 3)), // W in ei_lit() 250 t_swizzle(GET_SWZ(vpi->SrcReg[0].Swizzle, 1)), // Y in ei_lit() [all …]
|
D | radeon_pair_translate.c | 44 inst->SrcReg[2] = inst->SrcReg[1]; in final_rewrite() 45 inst->SrcReg[1].File = RC_FILE_NONE; in final_rewrite() 46 inst->SrcReg[1].Swizzle = RC_SWIZZLE_1111; in final_rewrite() 47 inst->SrcReg[1].Negate = RC_MASK_NONE; in final_rewrite() 51 tmp = inst->SrcReg[2]; in final_rewrite() 52 inst->SrcReg[2] = inst->SrcReg[0]; in final_rewrite() 53 inst->SrcReg[0] = tmp; in final_rewrite() 66 inst->SrcReg[1].File = RC_FILE_NONE; in final_rewrite() 67 inst->SrcReg[1].Swizzle = RC_SWIZZLE_1111; in final_rewrite() 68 inst->SrcReg[2].File = RC_FILE_NONE; in final_rewrite() [all …]
|
D | radeon_dataflow_swizzles.c | 43 if (GET_SWZ(inst->U.I.SrcReg[src].Swizzle, chan) != RC_SWIZZLE_UNUSED) in rewrite_source() 47 c->SwizzleCaps->Split(inst->U.I.SrcReg[src], usemask, &split); in rewrite_source() 58 mov->U.I.SrcReg[0] = inst->U.I.SrcReg[src]; in rewrite_source() 64 SET_SWZ(mov->U.I.SrcReg[0].Swizzle, chan, RC_SWIZZLE_UNUSED); in rewrite_source() 66 phase_refmask |= 1 << GET_SWZ(mov->U.I.SrcReg[0].Swizzle, chan); in rewrite_source() 71 masked_negate = split.Phase[phase] & mov->U.I.SrcReg[0].Negate; in rewrite_source() 73 mov->U.I.SrcReg[0].Negate = 0; in rewrite_source() 75 mov->U.I.SrcReg[0].Negate = RC_MASK_XYZW; in rewrite_source() 79 inst->U.I.SrcReg[src].File = RC_FILE_TEMPORARY; in rewrite_source() 80 inst->U.I.SrcReg[src].Index = tempreg; in rewrite_source() [all …]
|
D | radeon_compiler.c | 123 if (inst->U.I.SrcReg[i].File == RC_FILE_INPUT) in rc_calculate_inputs_outputs() 124 c->Program.InputsRead |= 1 << inst->U.I.SrcReg[i].Index; in rc_calculate_inputs_outputs() 149 if (inst->U.I.SrcReg[i].File == RC_FILE_INPUT && inst->U.I.SrcReg[i].Index == input) { in rc_move_input() 150 inst->U.I.SrcReg[i].File = new_input.File; in rc_move_input() 151 inst->U.I.SrcReg[i].Index = new_input.Index; in rc_move_input() 152 inst->U.I.SrcReg[i].Swizzle = combine_swizzles(new_input.Swizzle, inst->U.I.SrcReg[i].Swizzle); in rc_move_input() 153 if (!inst->U.I.SrcReg[i].Abs) { in rc_move_input() 154 inst->U.I.SrcReg[i].Negate ^= new_input.Negate; in rc_move_input() 155 inst->U.I.SrcReg[i].Abs = new_input.Abs; in rc_move_input() 215 inst->U.I.SrcReg[0].File = RC_FILE_TEMPORARY; in rc_copy_output() [all …]
|
D | radeon_program_alu.c | 45 struct rc_dst_register DstReg, struct rc_src_register SrcReg) in emit1() argument 55 fpi->U.I.SrcReg[0] = SrcReg; in emit1() 73 fpi->U.I.SrcReg[0] = SrcReg0; in emit2() 74 fpi->U.I.SrcReg[1] = SrcReg1; in emit2() 93 fpi->U.I.SrcReg[0] = SrcReg0; in emit3() 94 fpi->U.I.SrcReg[1] = SrcReg1; in emit3() 95 fpi->U.I.SrcReg[2] = SrcReg2; in emit3() 208 if (inst->U.I.SrcReg[i].File == RC_FILE_TEMPORARY && in is_dst_safe_to_reuse() 209 inst->U.I.SrcReg[i].Index == inst->U.I.DstReg.Index) in is_dst_safe_to_reuse() 232 struct rc_src_register src = inst->U.I.SrcReg[0]; in transform_ABS() [all …]
|
D | radeon_vert_fc.c | 107 new_inst->U.I.SrcReg[0].Index = 0; in lower_bgnloop() 108 new_inst->U.I.SrcReg[0].File = RC_FILE_NONE; in lower_bgnloop() 109 new_inst->U.I.SrcReg[0].Swizzle = RC_SWIZZLE_0000; in lower_bgnloop() 117 build_pred_src(&new_inst->U.I.SrcReg[0], fc_state); in lower_bgnloop() 127 new_inst->U.I.SrcReg[1].Index = 0; in lower_bgnloop() 128 new_inst->U.I.SrcReg[1].File = RC_FILE_NONE; in lower_bgnloop() 129 new_inst->U.I.SrcReg[1].Swizzle = RC_SWIZZLE_0000; in lower_bgnloop() 141 inst->U.I.SrcReg[0].Index = 0; in lower_brk() 142 inst->U.I.SrcReg[0].File = RC_FILE_NONE; in lower_brk() 143 inst->U.I.SrcReg[0].Swizzle = RC_SWIZZLE_0000; in lower_brk() [all …]
|
/external/llvm/lib/Target/R600/ |
D | SIInstrInfo.cpp | 37 unsigned DestReg, unsigned SrcReg, in copyPhysReg() argument 43 assert(DestReg != AMDGPU::SCC && SrcReg != AMDGPU::SCC); in copyPhysReg() 84 if (!I->readsRegister(SrcReg)) in copyPhysReg() 93 assert(AMDGPU::SReg_32RegClass.contains(SrcReg)); in copyPhysReg() 95 .addReg(SrcReg, getKillRegState(KillSrc)); in copyPhysReg() 99 assert(AMDGPU::SReg_64RegClass.contains(SrcReg)); in copyPhysReg() 101 .addReg(SrcReg, getKillRegState(KillSrc)); in copyPhysReg() 105 assert(AMDGPU::SReg_128RegClass.contains(SrcReg)); in copyPhysReg() 110 assert(AMDGPU::SReg_256RegClass.contains(SrcReg)); in copyPhysReg() 115 assert(AMDGPU::SReg_512RegClass.contains(SrcReg)); in copyPhysReg() [all …]
|