Searched refs:LWR (Results 1 – 13 of 13) sorted by relevance
| /external/chromium_org/v8/src/mips/ |
| D | constants-mips.cc | 312 case LWR: in InstructionType()
|
| D | constants-mips.h | 298 LWR = ((4 << 3) + 6) << kOpcodeShift, enumerator
|
| D | disasm-mips.cc | 876 case LWR: in DecodeTypeImmediate()
|
| D | simulator-mips.cc | 2536 case LWR: { in DecodeTypeImmediate()
2629 case LWR: in DecodeTypeImmediate()
|
| D | assembler-mips.cc | 1397 GenInstrImmediate(LWR, rs.rm(), rd, rs.offset_); in lwr()
|
| /external/llvm/lib/Target/Mips/MCTargetDesc/ |
| D | MipsNaClELFStreamer.cpp | 222 case Mips::LWR: in isBasePlusOffsetMemoryAccess()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.h | 198 LWR, enumerator
|
| D | MipsISelLowering.cpp | 156 case MipsISD::LWR: return "MipsISD::LWR"; in getTargetNodeName()
2057 SDValue LWR = createLoadLR(MipsISD::LWR, DAG, LD, LWL.getValue(1), LWL, in lowerLOAD() local
2069 return LWR; in lowerLOAD()
2082 SDValue SLL = DAG.getNode(ISD::SHL, DL, MVT::i64, LWR, Const32); in lowerLOAD()
2084 SDValue Ops[] = { SRL, LWR.getValue(1) }; in lowerLOAD()
|
| D | MipsInstrInfo.td | 131 def MipsLWR : SDNode<"MipsISD::LWR", SDTMipsLoadLR,
1142 def LWR : LoadLeftRight<"lwr", MipsLWR, GPR32Opnd, II_LWR>, LW_FM<0x26>,
|
| /external/valgrind/main/none/tests/mips32/ |
| D | MIPS32int.stdout.exp-mips32-LE | 286 LWR
|
| D | MIPS32int.stdout.exp-mips32-BE | 286 LWR
|
| D | MIPS32int.stdout.exp-mips32r2-BE | 672 LWR
|
| D | MIPS32int.stdout.exp-mips32r2-LE | 672 LWR
|