Home
last modified time | relevance | path

Searched refs:f14 (Results 1 – 25 of 221) sorted by relevance

123456789

/external/valgrind/main/none/tests/ppc64/
Dtest_dfp4.c80 __asm__ __volatile__ ("mtfsf 1, %0, 0, 1" : : "f"(f14) )
93 _Decimal64 f14 = val1.dec_val; in _test_dtstdc() local
101 __asm__ __volatile__ ("dtstdc 5, %0, 1" : : "f" (f14)); in _test_dtstdc()
103 __asm__ __volatile__ ("dtstdc 0, %0, 1" : : "f" (f14)); in _test_dtstdc()
107 __asm__ __volatile__ ("dtstdc 5, %0, 2" : : "f" (f14)); in _test_dtstdc()
109 __asm__ __volatile__ ("dtstdc 0, %0, 2" : : "f" (f14)); in _test_dtstdc()
113 __asm__ __volatile__ ("dtstdc 5, %0, 4" : : "f" (f14)); in _test_dtstdc()
115 __asm__ __volatile__ ("dtstdc 0, %0, 4" : : "f" (f14)); in _test_dtstdc()
119 __asm__ __volatile__ ("dtstdc 5, %0, 8" : : "f" (f14)); in _test_dtstdc()
121 __asm__ __volatile__ ("dtstdc 0, %0, 8" : : "f" (f14)); in _test_dtstdc()
[all …]
Dtest_dfp1.c29 register double f14 __asm__ ("fr14");
77 __asm__ __volatile__ ("mtfsf 1, %0, 0, 1" : : "f"(f14) )
85 __asm__ __volatile__ ("dadd. %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_dadd()
87 __asm__ __volatile__ ("dadd %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_dadd()
93 __asm__ __volatile__ ("dsub. %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_dsub()
95 __asm__ __volatile__ ("dsub %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_dsub()
101 __asm__ __volatile__ ("dmul. %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_dmul()
103 __asm__ __volatile__ ("dmul %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_dmul()
109 __asm__ __volatile__ ("ddiv. %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_ddiv()
111 __asm__ __volatile__ ("ddiv %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_ddiv()
[all …]
Dtest_dfp2.c35 register double f14 __asm__ ("fr14");
55 __asm__ __volatile__ ("mtfsf 1, %0, 0, 1" : : "f"(f14) )
116 __asm__ __volatile__ ("dscri %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_0)); in _test_dscri()
120 __asm__ __volatile__ ("dscri %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_1)); in _test_dscri()
124 __asm__ __volatile__ ("dscri %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_2)); in _test_dscri()
128 __asm__ __volatile__ ("dscri %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_3)); in _test_dscri()
139 __asm__ __volatile__ ("dscli %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_0)); in _test_dscli()
143 __asm__ __volatile__ ("dscli %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_1)); in _test_dscli()
147 __asm__ __volatile__ ("dscli %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_2)); in _test_dscli()
151 __asm__ __volatile__ ("dscli %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_3)); in _test_dscli()
[all …]
Dtest_dfp3.c30 register double f14 __asm__ ("fr14");
78 __asm__ __volatile__ ("mtfsf 1, %0, 0, 1" : : "f"(f14) )
157 __asm__ __volatile__ ("diex %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_diex()
173 __asm__ __volatile__ ("dcmpo 0, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
176 __asm__ __volatile__ ("dcmpo 1, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
179 __asm__ __volatile__ ("dcmpo 2, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
182 __asm__ __volatile__ ("dcmpo 3, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
185 __asm__ __volatile__ ("dcmpo 4, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
188 __asm__ __volatile__ ("dcmpo 5, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
191 __asm__ __volatile__ ("dcmpo 6, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
[all …]
Dtest_dfp5.c80 __asm__ __volatile__ ("mtfsf 1, %0, 0, 1" : : "f"(f14) )
95 double f14; in _test_dtstsf() local
98 __asm __volatile__ ("lfiwax %0, 0, %1" : "=f" (f14): "r" (r14)); in _test_dtstsf()
101 __asm__ __volatile__ ("dtstsf %0, %1, %2" : : "i" (BF_val1), "f" (f14), "f" (f16)); in _test_dtstsf()
104 __asm__ __volatile__ ("dtstsf %0, %1, %2" : : "i" (BF_val2), "f" (f14), "f" (f16)); in _test_dtstsf()
107 __asm__ __volatile__ ("dtstsf %0, %1, %2" : : "i" (BF_val3), "f" (f14), "f" (f16)); in _test_dtstsf()
119 double f14; in _test_dtstsfq() local
122 __asm __volatile__ ("lfiwax %0, 0, %1" : "=f" (f14): "r" (r14)); in _test_dtstsfq()
125 __asm__ __volatile__ ("dtstsfq %0, %1, %2" : : "i" (BF_val1), "f" (f14), "f" (f16)); in _test_dtstsfq()
128 __asm__ __volatile__ ("dtstsfq %0, %1, %2" : : "i" (BF_val2), "f" (f14), "f" (f16)); in _test_dtstsfq()
[all …]
/external/valgrind/main/none/tests/ppc32/
Dtest_dfp4.c80 __asm__ __volatile__ ("mtfsf 1, %0, 0, 1" : : "f"(f14) )
93 _Decimal64 f14 = val1.dec_val; in _test_dtstdc() local
101 __asm__ __volatile__ ("dtstdc 5, %0, 1" : : "f" (f14)); in _test_dtstdc()
103 __asm__ __volatile__ ("dtstdc 0, %0, 1" : : "f" (f14)); in _test_dtstdc()
107 __asm__ __volatile__ ("dtstdc 5, %0, 2" : : "f" (f14)); in _test_dtstdc()
109 __asm__ __volatile__ ("dtstdc 0, %0, 2" : : "f" (f14)); in _test_dtstdc()
113 __asm__ __volatile__ ("dtstdc 5, %0, 4" : : "f" (f14)); in _test_dtstdc()
115 __asm__ __volatile__ ("dtstdc 0, %0, 4" : : "f" (f14)); in _test_dtstdc()
119 __asm__ __volatile__ ("dtstdc 5, %0, 8" : : "f" (f14)); in _test_dtstdc()
121 __asm__ __volatile__ ("dtstdc 0, %0, 8" : : "f" (f14)); in _test_dtstdc()
[all …]
Dtest_dfp1.c29 register double f14 __asm__ ("fr14");
77 __asm__ __volatile__ ("mtfsf 1, %0, 0, 1" : : "f"(f14) )
85 __asm__ __volatile__ ("dadd. %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_dadd()
87 __asm__ __volatile__ ("dadd %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_dadd()
93 __asm__ __volatile__ ("dsub. %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_dsub()
95 __asm__ __volatile__ ("dsub %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_dsub()
101 __asm__ __volatile__ ("dmul. %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_dmul()
103 __asm__ __volatile__ ("dmul %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_dmul()
109 __asm__ __volatile__ ("ddiv. %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_ddiv()
111 __asm__ __volatile__ ("ddiv %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_ddiv()
[all …]
Dtest_dfp2.c35 register double f14 __asm__ ("fr14");
55 __asm__ __volatile__ ("mtfsf 1, %0, 0, 1" : : "f"(f14) )
116 __asm__ __volatile__ ("dscri %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_0)); in _test_dscri()
120 __asm__ __volatile__ ("dscri %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_1)); in _test_dscri()
124 __asm__ __volatile__ ("dscri %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_2)); in _test_dscri()
128 __asm__ __volatile__ ("dscri %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_3)); in _test_dscri()
139 __asm__ __volatile__ ("dscli %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_0)); in _test_dscli()
143 __asm__ __volatile__ ("dscli %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_1)); in _test_dscli()
147 __asm__ __volatile__ ("dscli %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_2)); in _test_dscli()
151 __asm__ __volatile__ ("dscli %0, %1, %2" : "=f" (f18) : "f" (f14), "i" (SH_3)); in _test_dscli()
[all …]
Dtest_dfp3.c30 register double f14 __asm__ ("fr14");
78 __asm__ __volatile__ ("mtfsf 1, %0, 0, 1" : : "f"(f14) )
157 __asm__ __volatile__ ("diex %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); in _test_diex()
173 __asm__ __volatile__ ("dcmpo 0, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
176 __asm__ __volatile__ ("dcmpo 1, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
179 __asm__ __volatile__ ("dcmpo 2, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
182 __asm__ __volatile__ ("dcmpo 3, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
185 __asm__ __volatile__ ("dcmpo 4, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
188 __asm__ __volatile__ ("dcmpo 5, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
191 __asm__ __volatile__ ("dcmpo 6, %0, %1" : : "f" (f14),"f" (f16)); in _test_dcmpo()
[all …]
Dtest_dfp5.c80 __asm__ __volatile__ ("mtfsf 1, %0, 0, 1" : : "f"(f14) )
95 double f14; in _test_dtstsf() local
98 __asm __volatile__ ("lfiwax %0, 0, %1" : "=f" (f14): "r" (r14)); in _test_dtstsf()
101 __asm__ __volatile__ ("dtstsf %0, %1, %2" : : "i" (BF_val1), "f" (f14), "f" (f16)); in _test_dtstsf()
104 __asm__ __volatile__ ("dtstsf %0, %1, %2" : : "i" (BF_val2), "f" (f14), "f" (f16)); in _test_dtstsf()
107 __asm__ __volatile__ ("dtstsf %0, %1, %2" : : "i" (BF_val3), "f" (f14), "f" (f16)); in _test_dtstsf()
119 double f14; in _test_dtstsfq() local
122 __asm __volatile__ ("lfiwax %0, 0, %1" : "=f" (f14): "r" (r14)); in _test_dtstsfq()
125 __asm__ __volatile__ ("dtstsfq %0, %1, %2" : : "i" (BF_val1), "f" (f14), "f" (f16)); in _test_dtstsfq()
128 __asm__ __volatile__ ("dtstsfq %0, %1, %2" : : "i" (BF_val2), "f" (f14), "f" (f16)); in _test_dtstsfq()
[all …]
/external/llvm/test/MC/Mips/
Dmips-fpu-instructions.s9 # CHECK: abs.d $f12, $f14 # encoding: [0x05,0x73,0x20,0x46]
11 # CHECK: add.d $f8, $f12, $f14 # encoding: [0x00,0x62,0x2e,0x46]
13 # CHECK: floor.w.d $f12, $f14 # encoding: [0x0f,0x73,0x20,0x46]
15 # CHECK: ceil.w.d $f12, $f14 # encoding: [0x0e,0x73,0x20,0x46]
17 # CHECK: mul.d $f8, $f12, $f14 # encoding: [0x02,0x62,0x2e,0x46]
19 # CHECK: neg.d $f12, $f14 # encoding: [0x07,0x73,0x20,0x46]
21 # CHECK: round.w.d $f12, $f14 # encoding: [0x0c,0x73,0x20,0x46]
23 # CHECK: sqrt.d $f12, $f14 # encoding: [0x04,0x73,0x20,0x46]
25 # CHECK: sub.d $f8, $f12, $f14 # encoding: [0x01,0x62,0x2e,0x46]
27 # CHECK: trunc.w.d $f12, $f14 # encoding: [0x0d,0x73,0x20,0x46]
[all …]
/external/llvm/test/CodeGen/Mips/
Dfmadd1.ll26 ; 32-DAG: mul.s $[[T1:f[0-9]+]], $f12, $f14
32 ; 32R2: madd.s $[[T1:f[0-9]+]], $[[T0]], $f12, $f14
37 ; 32R6-DAG: mul.s $[[T1:f[0-9]+]], $f12, $f14
43 ; 64-DAG: add.s $[[T2:f[0-9]+]], $[[T1]], $f14
47 ; 64R2: madd.s $[[T0:f[0-9]+]], $f14, $f12, $f13
52 ; 64R6-DAG: add.s $[[T1:f[0-9]+]], $[[T0]], $f14
67 ; 32-DAG: mul.s $[[T1:f[0-9]+]], $f12, $f14
73 ; 32R2: msub.s $[[T1:f[0-9]+]], $[[T0]], $f12, $f14
78 ; 32R6-DAG: mul.s $[[T1:f[0-9]+]], $f12, $f14
84 ; 64-DAG: sub.s $[[T2:f[0-9]+]], $[[T1]], $f14
[all …]
Dselect.ll149 ; 64: movn.s $f14, $f13, $4
150 ; 64: mov.s $f0, $f14
152 ; 64R2: movn.s $f14, $f13, $4
153 ; 64R2: mov.s $f0, $f14
157 ; 64R6: sel.s $[[CC]], $f14, $f13
185 ; 64: movn.d $f14, $f13, $4
186 ; 64: mov.d $f0, $f14
188 ; 64R2: movn.d $f14, $f13, $4
189 ; 64R2: mov.d $f0, $f14
193 ; 64R6: sel.d $[[CC]], $f14, $f13
[all …]
Dfcmp.ll23 ; 32-C-DAG: c.eq.s $f12, $f14
31 ; 32-CMP-DAG: cmp.eq.s $[[T0:f[0-9]+]], $f12, $f14
49 ; 32-C-DAG: c.ule.s $f12, $f14
57 ; 32-CMP-DAG: cmp.lt.s $[[T0:f[0-9]+]], $f14, $f12
75 ; 32-C-DAG: c.ult.s $f12, $f14
83 ; 32-CMP-DAG: cmp.le.s $[[T0:f[0-9]+]], $f14, $f12
101 ; 32-C-DAG: c.olt.s $f12, $f14
109 ; 32-CMP-DAG: cmp.lt.s $[[T0:f[0-9]+]], $f12, $f14
127 ; 32-C-DAG: c.ole.s $f12, $f14
135 ; 32-CMP-DAG: cmp.le.s $[[T0:f[0-9]+]], $f12, $f14
[all …]
Dfpbr.ll12 ; 32-FCC: c.eq.s $f12, $f14
16 ; 32-GPR: cmp.eq.s $[[FGRCC:f[0-9]+]], $f12, $f14
46 ; 32-FCC: c.olt.s $f12, $f14
50 ; 32-GPR: cmp.ule.s $[[FGRCC:f[0-9]+]], $f14, $f12
75 ; 32-FCC: c.ole.s $f12, $f14
79 ; 32-GPR: cmp.ult.s $[[FGRCC:f[0-9]+]], $f14, $f12
104 ; 32-FCC: c.eq.d $f12, $f14
108 ; 32-GPR: cmp.eq.d $[[FGRCC:f[0-9]+]], $f12, $f14
134 ; 32-FCC: c.olt.d $f12, $f14
138 ; 32-GPR: cmp.ule.d $[[FGRCC:f[0-9]+]], $f14, $f12
[all …]
Do32_cc.ll6 ; $f12, $f14
9 ; CHECK-DAG: ldc1 $f14, %lo
18 ; $f12, $f14
21 ; CHECK-DAG: lwc1 $f14, %lo
30 ; $f12, $f14
33 ; CHECK-DAG: ldc1 $f14, %lo
42 ; $f12, $f14
45 ; CHECK-DAG: lwc1 $f14, %lo
172 ; $f12, $f14, $6, $7
175 ; CHECK-DAG: lwc1 $f14, %lo
[all …]
/external/llvm/test/MC/Disassembler/Mips/
Dmips32r2_le.txt2 # CHECK: abs.d $f12, $f14
11 # CHECK: add.d $f8, $f12, $f14
65 # CHECK: c.eq.d $f12, $f14
71 # CHECK: c.f.d $f12, $f14
77 # CHECK: c.le.d $f12, $f14
83 # CHECK: c.lt.d $f12, $f14
89 # CHECK: c.nge.d $f12, $f14
95 # CHECK: c.ngl.d $f12, $f14
101 # CHECK: c.ngle.d $f12, $f14
107 # CHECK: c.ngt.d $f12, $f14
[all …]
Dmips32r2.txt2 # CHECK: abs.d $f12, $f14
11 # CHECK: add.d $f8, $f12, $f14
65 # CHECK: c.eq.d $f12, $f14
71 # CHECK: c.f.d $f12, $f14
77 # CHECK: c.le.d $f12, $f14
83 # CHECK: c.lt.d $f12, $f14
89 # CHECK: c.nge.d $f12, $f14
95 # CHECK: c.ngl.d $f12, $f14
101 # CHECK: c.ngle.d $f12, $f14
107 # CHECK: c.ngt.d $f12, $f14
[all …]
Dmips32.txt2 # CHECK: abs.d $f12, $f14
11 # CHECK: add.d $f8, $f12, $f14
65 # CHECK: c.eq.d $f12, $f14
71 # CHECK: c.f.d $f12, $f14
77 # CHECK: c.le.d $f12, $f14
83 # CHECK: c.lt.d $f12, $f14
89 # CHECK: c.nge.d $f12, $f14
95 # CHECK: c.ngl.d $f12, $f14
101 # CHECK: c.ngle.d $f12, $f14
107 # CHECK: c.ngt.d $f12, $f14
[all …]
Dmips32_le.txt2 # CHECK: abs.d $f12, $f14
11 # CHECK: add.d $f8, $f12, $f14
65 # CHECK: c.eq.d $f12, $f14
71 # CHECK: c.f.d $f12, $f14
77 # CHECK: c.le.d $f12, $f14
83 # CHECK: c.lt.d $f12, $f14
89 # CHECK: c.nge.d $f12, $f14
95 # CHECK: c.ngl.d $f12, $f14
101 # CHECK: c.ngle.d $f12, $f14
107 # CHECK: c.ngt.d $f12, $f14
[all …]
/external/llvm/test/MC/Mips/mips3/
Dinvalid-mips5-wrong-error.s22 c.seq.ps $fcc6,$f31,$f14 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
26 c.ult.ps $fcc7,$f14,$f0 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
30 cvt.s.pu $f14,$f25 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
31 madd.ps $f22,$f3,$f14,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
37 msub.ps $f12,$f14,$f29,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
38 mul.ps $f14,$f0,$f16 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
41 nmsub.ps $f6,$f12,$f14,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
46 sub.ps $f5,$f14,$f26 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
/external/llvm/test/MC/Mips/mips1/
Dinvalid-mips5-wrong-error.s22 c.seq.ps $fcc6,$f31,$f14 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
26 c.ult.ps $fcc7,$f14,$f0 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
30 cvt.s.pu $f14,$f25 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
31 madd.ps $f22,$f3,$f14,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
37 msub.ps $f12,$f14,$f29,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
38 mul.ps $f14,$f0,$f16 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
41 nmsub.ps $f6,$f12,$f14,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
46 sub.ps $f5,$f14,$f26 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
/external/llvm/test/MC/Mips/mips2/
Dinvalid-mips5-wrong-error.s22 c.seq.ps $fcc6,$f31,$f14 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
26 c.ult.ps $fcc7,$f14,$f0 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
30 cvt.s.pu $f14,$f25 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
31 madd.ps $f22,$f3,$f14,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
37 msub.ps $f12,$f14,$f29,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
38 mul.ps $f14,$f0,$f16 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
41 nmsub.ps $f6,$f12,$f14,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
46 sub.ps $f5,$f14,$f26 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
/external/llvm/test/MC/Mips/mips4/
Dinvalid-mips5-wrong-error.s22 c.seq.ps $fcc6,$f31,$f14 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
26 c.ult.ps $fcc7,$f14,$f0 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
30 cvt.s.pu $f14,$f25 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
31 madd.ps $f22,$f3,$f14,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
37 msub.ps $f12,$f14,$f29,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
38 mul.ps $f14,$f0,$f16 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
41 nmsub.ps $f6,$f12,$f14,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
46 sub.ps $f5,$f14,$f26 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
/external/llvm/test/MC/Mips/mips64r6/
Dinvalid-mips5-wrong-error.s25 … c.seq.ps $fcc6,$f31,$f14 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
29 … c.ult.ps $fcc7,$f14,$f0 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
33 … madd.ps $f22,$f3,$f14,$f3 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
39 … msub.ps $f12,$f14,$f29,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
40 … mul.ps $f14,$f0,$f16 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
43 … nmsub.ps $f6,$f12,$f14,$f17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction
48 … sub.ps $f5,$f14,$f26 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: Unknown instruction

123456789