Home
last modified time | relevance | path

Searched refs:uxtw (Results 1 – 24 of 24) sorted by relevance

/external/llvm/test/MC/AArch64/
Darm64-arithmetic-encoding.s172 add w1, w2, w3, uxtw
181 ; CHECK: add w1, w2, w3, uxtw ; encoding: [0x41,0x40,0x23,0x0b]
190 add x1, x2, w3, uxtw
197 ; CHECK: add x1, x2, w3, uxtw ; encoding: [0x41,0x40,0x23,0x8b]
203 add w1, wsp, w3, uxtw #0
216 sub w1, w2, w3, uxtw
225 ; CHECK: sub w1, w2, w3, uxtw ; encoding: [0x41,0x40,0x23,0x4b]
234 sub x1, x2, w3, uxtw
241 ; CHECK: sub x1, x2, w3, uxtw ; encoding: [0x41,0x40,0x23,0xcb]
247 sub w1, wsp, w3, uxtw #0
[all …]
Dbasic-a64-instructions.s20 add x12, x1, w20, uxtw
38 add w30, w29, wzr, uxtw
56 add w17, w19, w23, uxtw #2
66 sub x12, x1, w20, uxtw
83 sub w30, w29, wzr, uxtw
101 adds x12, x1, w20, uxtw
118 adds w30, w29, wzr, uxtw
136 subs x12, x1, w20, uxtw
153 subs w30, w29, wzr, uxtw
171 cmp x1, w20, uxtw
[all …]
Dbasic-a64-diagnostics.s847 uxtw x3, x5
2416 ldr w9, [x5, x5, uxtw]
2449 ldr h13, [x4, w2, uxtw #2]
2458 str s3, [sp, w9, uxtw #1]
2472 ldr d3, [x20, wzr, uxtw #4]
2484 ldr q10, [x20, w4, uxtw #2]
2485 str q21, [x20, w4, uxtw #5]
Darm64-aliases.s91 cmp x8, w8, uxtw
92 cmp w9, w8, uxtw
104 ; CHECK: cmp x8, w8, uxtw ; encoding: [0x1f,0x41,0x28,0xeb]
105 ; CHECK: cmp w9, w8, uxtw ; encoding: [0x3f,0x41,0x28,0x6b]
247 uxtw x1, w2
Darm64-memory.s429 str d1, [sp, w3, uxtw #3]
431 str q1, [sp, w3, uxtw #4]
434 ; CHECK: str d1, [sp, w3, uxtw #3] ; encoding: [0xe1,0x5b,0x23,0xfc]
436 ; CHECK: str q1, [sp, w3, uxtw #4] ; encoding: [0xe1,0x5b,0xa3,0x3c]
Darm64-diags.s116 ; registers when using uxtw/sxtw extends. Everything else requires a 64-bit
/external/llvm/test/CodeGen/AArch64/
Darm64-register-offset-addressing.ll34 ; CHECK: ldrb {{w[0-9]+}}, [{{x[0-9]+}}, {{w[0-9]+}}, uxtw]
50 ; CHECK: ldrh {{w[0-9]+}}, [{{x[0-9]+}}, {{w[0-9]+}}, uxtw]
71 ; CHECK: strh {{w[0-9]+}}, [{{x[0-9]+}}, {{w[0-9]+}}, uxtw #1]
85 ; CHECK: ldr {{w[0-9]+}}, [{{x[0-9]+}}, {{w[0-9]+}}, uxtw]
105 ; CHECK: str {{w[0-9]+}}, [{{x[0-9]+}}, {{w[0-9]+}}, uxtw #2]
119 ; CHECK: ldr {{x[0-9]+}}, [{{x[0-9]+}}, {{w[0-9]+}}, uxtw]
138 ; CHECK: str {{x[0-9]+}}, [{{x[0-9]+}}, {{w[0-9]+}}, uxtw #3]
Dldst-regoffset.ll34 ; CHECK: ldrb {{w[0-9]+}}, [{{x[0-9]+}}, {{[xw][0-9]+}}, uxtw]
62 ; CHECK: ldrh {{w[0-9]+}}, [{{x[0-9]+}}, {{[xw][0-9]+}}, uxtw]
90 ; CHECK: strh {{w[0-9]+}}, [{{x[0-9]+}}, {{[xw][0-9]+}}, uxtw #1]
114 ; CHECK: ldr {{w[0-9]+}}, [{{x[0-9]+}}, {{[xw][0-9]+}}, uxtw]
142 ; CHECK: str {{w[0-9]+}}, [{{x[0-9]+}}, {{[xw][0-9]+}}, uxtw #2]
166 ; CHECK: ldr {{x[0-9]+}}, [{{x[0-9]+}}, {{[xw][0-9]+}}, uxtw]
190 ; CHECK: str {{x[0-9]+}}, [{{x[0-9]+}}, {{[xw][0-9]+}}, uxtw #3]
215 ; CHECK: ldr {{s[0-9]+}}, [{{x[0-9]+}}, {{[xw][0-9]+}}, uxtw]
242 ; CHECK: str {{s[0-9]+}}, [{{x[0-9]+}}, {{[xw][0-9]+}}, uxtw #2]
268 ; CHECK: ldr {{d[0-9]+}}, [{{x[0-9]+}}, {{[xw][0-9]+}}, uxtw]
[all …]
Daddsub_ext.ll158 ; N.b. we could probably check more here ("add w2, w3, w1, uxtw" for
171 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtw
176 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtw #2
Darm64-addr-mode-folding.ll128 ; CHECK-NOT: , uxtw #2]
151 ; CHECK: , uxtw #2]
152 ; CHECK: , uxtw #2]
Darm64-ldxr-stxr.ll66 ; CHECK-NOT: uxtw
115 ; CHECK-NOT: uxtw
203 ; CHECK-NOT: uxtw
252 ; CHECK-NOT: uxtw
Darm64-arith.ll138 ; CHECK: add x0, x1, w0, uxtw
/external/llvm/test/MC/Disassembler/AArch64/
Darm64-arithmetic.txt191 # CHECK: add x1, x2, w3, uxtw
233 # CHECK: sub x1, x2, w3, uxtw
275 # CHECK: adds x1, x2, w3, uxtw
313 # CHECK: subs x1, x2, w3, uxtw
329 # CHECK: cmp x8, w8, uxtw
330 # CHECK: cmp w9, w8, uxtw
Darm64-memory.txt101 # CHECK: strb w0, [x0, w0, uxtw]
429 # CHECK: str h0, [x0, w0, uxtw]
431 # CHECK: str d1, [sp, w3, uxtw #3]
433 # CHECK: str q1, [sp, w3, uxtw #4]
Dbasic-a64-instructions.txt2423 # CHECK: ldrb w14, [x26, w6, uxtw]
2424 # CHECK: ldrsb w15, [x25, w7, uxtw]
2443 # CHECK: ldrh w14, [x26, w6, uxtw]
2444 # CHECK: ldrh w15, [x25, w7, uxtw]
2445 # CHECK: ldrsh w16, [x24, w8, uxtw #1]
2468 # CHECK: str w14, [x26, w6, uxtw]
2469 # CHECK: ldr w15, [x25, w7, uxtw]
2470 # CHECK: ldr w16, [x24, w8, uxtw #2]
2493 # CHECK: prfm pldl1keep, [x26, w6, uxtw]
2494 # CHECK: ldr x15, [x25, w7, uxtw]
[all …]
/external/vixl/doc/
Dsupported-instructions.md999 ### uxtw ### subsection
1003 inline void uxtw(const Register& rd, const Register& rn)
/external/vixl/src/a64/
Dmacro-assembler-a64.h1083 uxtw(rd, rn); in Uxtw()
Dassembler-a64.h974 inline void uxtw(const Register& rd, const Register& rn) { in uxtw() function
/external/chromium_org/v8/src/arm64/
Dmacro-assembler-arm64-inl.h1238 uxtw(rd, rn); in Uxtw()
Dassembler-arm64.h1262 void uxtw(const Register& rd, const Register& rn) { in uxtw() function
/external/chromium_org/v8/test/cctest/
Dtest-disasm-arm64.cc530 COMPARE(uxtw(x18, x19), "ubfx x18, x19, #0, #32"); in TEST_()
/external/vixl/test/
Dtest-disasm-a64.cc500 COMPARE(uxtw(x18, x19), "ubfx x18, x19, #0, #32"); in TEST()
/external/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td888 def : InstAlias<"uxtw $dst, $src", (UBFMXri GPR64:$dst, GPR64:$src, 0, 31)>;
DAArch64InstrFormats.td2419 // Asm-level Operand covering the valid "uxtw #3" style syntax.