Searched defs:Reg0 (Results 1 – 9 of 9) sorted by relevance
/external/llvm/lib/Target/ARM/ |
D | ARMISelDAGToDAG.cpp | 1824 SDValue Reg0 = CurDAG->getRegister(0, MVT::i32); in SelectVLD() local 1950 SDValue Reg0 = CurDAG->getRegister(0, MVT::i32); in SelectVST() local 2114 SDValue Reg0 = CurDAG->getRegister(0, MVT::i32); in SelectVLDSTLane() local 2210 SDValue Reg0 = CurDAG->getRegister(0, MVT::i32); in SelectVLDDup() local 2312 SDValue Reg0 = CurDAG->getRegister(0, MVT::i32); in SelectV6T2BitfieldExtractOp() local 2356 SDValue Reg0 = CurDAG->getRegister(0, MVT::i32); in SelectV6T2BitfieldExtractOp() local 2529 SDValue Reg0 = CurDAG->getRegister(0, MVT::i32); in Select() local 2545 SDValue Reg0 = CurDAG->getRegister(0, MVT::i32); in Select() local 3365 unsigned Reg0 = cast<RegisterSDNode>(V0)->getReg(); in SelectInlineAsm() local
|
D | Thumb2SizeReduction.cpp | 641 unsigned Reg0 = MI->getOperand(0).getReg(); in ReduceTo2Addr() local
|
D | ARMAsmPrinter.cpp | 265 unsigned Reg0 = TRI->getSubReg(RegBegin, ARM::gsub_0); in PrintAsmOperand() local
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonPeephole.cpp | 249 unsigned Reg0 = Op0.getReg(); in runOnMachineFunction() local
|
/external/llvm/lib/Target/ARM/InstPrinter/ |
D | ARMInstPrinter.cpp | 1321 unsigned Reg0 = MRI.getSubReg(Reg, ARM::dsub_0); in printVectorListTwo() local 1334 unsigned Reg0 = MRI.getSubReg(Reg, ARM::dsub_0); in printVectorListTwoSpaced() local 1385 unsigned Reg0 = MRI.getSubReg(Reg, ARM::dsub_0); in printVectorListTwoAllLanes() local 1430 unsigned Reg0 = MRI.getSubReg(Reg, ARM::dsub_0); in printVectorListTwoSpacedAllLanes() local
|
/external/llvm/include/llvm/MC/ |
D | MCRegisterInfo.h | 524 uint16_t Reg0; variable
|
/external/llvm/lib/Target/Mips/ |
D | MipsSEFrameLowering.cpp | 329 unsigned Reg0 = in emitPrologue() local
|
/external/llvm/lib/CodeGen/ |
D | TargetInstrInfo.cpp | 136 unsigned Reg0 = HasDef ? MI->getOperand(0).getReg() : 0; in commuteInstruction() local
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCInstrInfo.cpp | 250 unsigned Reg0 = MI->getOperand(0).getReg(); in commuteInstruction() local 275 unsigned Reg0 = ChangeReg0 ? Reg2 : MI->getOperand(0).getReg(); in commuteInstruction() local
|