Searched refs:ShiftImm (Results 1 – 3 of 3) sorted by relevance
| /external/llvm/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 471 unsigned ShiftImm; // shift for OffsetReg. member
481 unsigned ShiftImm; member
493 unsigned ShiftImm; member
499 unsigned ShiftImm; member
1232 Memory.ShiftType != ARM_AM::lsl || Memory.ShiftImm != 1 || in isMemTBH()
1249 if (Memory.ShiftType != ARM_AM::lsl || Memory.ShiftImm > 3) in isT2MemRegOffset()
1752 ARM_AM::getSORegOpc(RegShiftedReg.ShiftTy, RegShiftedReg.ShiftImm))); in addRegShiftedRegOperands()
1761 unsigned Imm = (RegShiftedImm.ShiftImm == 32 ? 0 : RegShiftedImm.ShiftImm); in addRegShiftedImmOperands()
2066 Memory.ShiftImm, Memory.ShiftType); in addAddrMode2Operands()
2245 Memory.ShiftImm, Memory.ShiftType); in addMemRegOffsetOperands()
[all …]
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMFastISel.cpp | 2765 unsigned ShiftImm; in SelectShift() local
2768 ShiftImm = CI->getZExtValue(); in SelectShift()
2772 if (ShiftImm == 0 || ShiftImm >=32) in SelectShift()
2796 MIB.addImm(ARM_AM::getSORegOpc(ShiftTy, ShiftImm)); in SelectShift()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 1064 int64_t ShiftImm = 32 - (Size * 8); in emitSignExtendToI32InReg() local
1066 BuildMI(BB, DL, TII->get(Mips::SLL), ScrReg).addReg(SrcReg).addImm(ShiftImm); in emitSignExtendToI32InReg()
1067 BuildMI(BB, DL, TII->get(Mips::SRA), DstReg).addReg(ScrReg).addImm(ShiftImm); in emitSignExtendToI32InReg()
|