Searched refs:UnitSize (Results 1 – 3 of 3) sorted by relevance
/external/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.h | 310 bool isVMRGLShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize, 315 bool isVMRGHShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize,
|
D | PPCISelLowering.cpp | 902 static bool isVMerge(ShuffleVectorSDNode *N, unsigned UnitSize, in isVMerge() argument 906 assert((UnitSize == 1 || UnitSize == 2 || UnitSize == 4) && in isVMerge() 909 for (unsigned i = 0; i != 8/UnitSize; ++i) // Step over units in isVMerge() 910 for (unsigned j = 0; j != UnitSize; ++j) { // Step over bytes within unit in isVMerge() 911 if (!isConstantOrUndef(N->getMaskElt(i*UnitSize*2+j), in isVMerge() 912 LHSStart+j+i*UnitSize) || in isVMerge() 913 !isConstantOrUndef(N->getMaskElt(i*UnitSize*2+UnitSize+j), in isVMerge() 914 RHSStart+j+i*UnitSize)) in isVMerge() 922 bool PPC::isVMRGLShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize, in isVMRGLShuffleMask() argument 926 return isVMerge(N, UnitSize, 0, 16); in isVMRGLShuffleMask() [all …]
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 6942 unsigned UnitSize = 0; in EmitStructByval() local 6950 UnitSize = 1; in EmitStructByval() 6952 UnitSize = 2; in EmitStructByval() 6960 UnitSize = 16; in EmitStructByval() 6962 UnitSize = 8; in EmitStructByval() 6965 if (UnitSize == 0) in EmitStructByval() 6966 UnitSize = 4; in EmitStructByval() 6970 bool IsNeon = UnitSize >= 8; in EmitStructByval() 6974 VecTRC = UnitSize == 16 in EmitStructByval() 6976 : UnitSize == 8 in EmitStructByval() [all …]
|